

RoHS Compliant

ATA Disk Chip 4

Product Specifications

January 27, 2015

Version 1.1



Apacer Technology Inc.

4th Fl., 75 Hsin Tai Wu Rd., Sec.1, Hsichih, New Taipei City, Taiwan 221

Tel: +886-2-2698-2888

Fax: +886-2-2698-2889

www.apacer.com

Features:

- **Standard ATA/IDE bus interface**
 - ATA command set compatible
 - ATA operating mode supports up to:
 - PIO Mode-4
 - Multiword DMA Mode-2
 - Ultra DMA Mode-5
- **Connector type**
 - 32-pin male connector
- **Power consumption (typical)***
 - Supply voltage: 3.3V / 5V
 - Active: 170 mA
 - Idle: 3 mA
- **Performance***
 - Sustained read: Up to 41.7 MB/sec
 - Sustained write: Up to 35.3 MB/sec
- **Capacity**
 - 128, 256, 512 MB
 - 1, 2, 4, 8, 16 GB
- **NAND Flash Type: SLC**
- **Temperature ranges**
 - Operation:
 - Standard: 0°C to 70°C
 - ET**: -40°C to 85°C
 - Storage: -40°C to 100°C
- **Intelligent endurance design**
 - Global wear-leveling algorithms
 - Built-in Hardware ECC, enabling up to 24 bit correction per 1024 bytes
 - Enhanced Data Integrity
 - Intelligent power failure recovery
 - S.M.A.R.T
 - Enhanced security level
ATA Secure Erase
- **RoHS compliant**

*Varies from capacities. The values addressed here for performance and power consumption are typical and may vary depending on various settings and platforms.

**Extended Temperature

Table of Contents

1. General Description	3
1.1 Performance-optimized ATA Chip	3
1.1.1 SRAM Buffer	3
1.1.2 Power Management Unit (PMU)	3
2. Functional Block	4
3. Electrical Interface	5
3.1 Pin Assignment	5
4. Capacity Specification	6
4.1 Performance Specification	6
4.2 Environmental Specification	6
5. Flash Management	7
5.1 Intelligent Endurance Design	7
5.1.1 Global wear-leveling algorithms	7
5.1.2 Built-in hardware ECC	7
5.1.3 Enhanced data integrity	7
5.2 Intelligent Power Failure Recovery	7
5.3 Enhanced Security Level	7
5.3.1 ATA Secure Erase	7
6. Software Interface	8
6.1 Command Set	8
6.2 S.M.A.R.T	9
7. Electrical Specification	10
8. Physical Characteristics	11
9. Product Ordering Information	12
9.1 Product Code Designations	12
9.2 Valid Combinations	13
9.2.1 UDMA Mode	13
9.2.2 PIO Mode	13
9.2.3 MWDMA Mode	13
9.2.4 Extended Temperature UDMA Mode	14
9.2.5 Extended Temperature PIO Mode	14
9.2.6 Extended Temperature MWDMA Mode	14

1. General Description

Apacer's ATA-Disk Chip (ADC) is a high performance, embedded flash memory data storage system. This product is designed for embedded flash storage applications with expanded functionality and is a cost effective replacement for a conventional IDE hard disk drive. ADC supports standard ATA/IDE protocol with up to PIO Mode-4 and Multiword DMA Mode-2 interfaces and has a built-in micro-controller and file management firmware that communicates with ATA standard interfaces; therefore, ADC does not require additional or proprietary host software such as Flash File System (FFS) and Memory Technology Driver (MTD) software. ADC is designed to work at either 3.3 or 5 Volts and use a standard ATA driver that is part of all major operating systems such as Microsoft's Windows series.

Every ADC is packaged in a 600 mil 32-pin DIP package for easy and cost effective mounting to a system motherboard. In addition, every ADC offers users selectable Master/Slave operation through an external setting.

Featuring technologies as S.M.A.R.T, Global Wear-leveling algorithms, Built-In Hardware ECC, Enhanced Data Integrity, Intelligent Power Failure Recovery, and ATA Secure Erase, Apacer's ADC assures users of a versatile device on data storage.

1.1 Performance-optimized ATA Chip

The kernel of an ATA-Disk Chip is the ATA controller, which translates standard ATA signals into the data and controls of the flash media. This proprietary ATA controller is specifically designed to attain high data throughput from the host to the flash.

1.1.1 SRAM Buffer

The ATA-Disk Chip Controller performs as an SRAM buffer to optimize the host's data transfer to and from the flash media.

1.1.2 Power Management Unit (PMU)

The power management unit (PMU) controls the power consumption of the ATA-Disk Chip. It reduces the power consumption of the ATA-Disk Chip Controller by putting circuitry not in operation into sleep mode. The PMU has zero wake-up latency.

2. Functional Block

The ATA-Disk Chip (ADC) includes the ATA controller and flash media, as well as the ATA standard interface. Figure 2-1 shows the functional block diagram.




Figure 2-1: Functional block diagram

3. Electrical Interface

3.1 Pin Assignment

The ADC functions in ATA mode, which is compatible with IDE hard disk drive. The signal/pin assignments are listed in Tables 3-1. Active low signals have a “#” suffix. Pin types are Input, Output or Input/Output.




Figure 3-1: Pin Assignment for 32-Pin PSDIP

Table 3-1: Pin Assignment

Pin No.	Signal Name	Pin Type	I/O Type ¹	Pin No.	Signal Name	Pin Type	I/O Type ¹
1	RESET#	I	I2U	32	VDD	-	Power
2	D7	I/O	I1Z, O2	31	D8	I/O	I1Z, O2
3	D6	I/O	I1Z, O2	30	D9	I/O	I1Z, O2
4	D5	I/O	I1Z, O2	29	D10	I/O	I1Z, O2
5	D4	I/O	I1Z, O2	28	D11	I/O	I1Z, O2
6	D3	I/O	I1Z, O2	27	D12	I/O	I1Z, O2
7	D2	I/O	I1Z, O2	26	D13	I/O	I1Z, O2
8	D1	I/O	I1Z, O2	25	D14	I/O	I1Z, O2
9	D0	I/O	I1Z, O2	24	D15	I/O	I1Z, O2
10	WP#/DMARQ	O/I	O1/ I2U-	23	IOWR#	I	I2Z
11	IORD#	I	I2Z	22	CSEL/DMACK	I	I2U-
12	INTRQ	O	O1	21	IOCS16#/DMARDY	O	O2, O1
13	A1	I	I1Z	20	PDIAG#	I/O	I1U, O1
14	A0	I	I1Z	19	A2	I	I1Z
15	CS1FX#	I	I2Z	18	CS3FX#	I	I2Z
16	GND	-	Ground	17	DASP#	I/O	I1U, O6

4. Capacity Specification

Capacity specification of ATA-Disk Chip (ADC) product family is available as shown in Table 4-1 which lists the specific capacity and the default numbers of heads, sectors and cylinders for each product line.

Table 4-1: Capacity Specifications

Capacity	Total bytes	Cylinders	Heads	Sectors	Max LBA
128 MB	128,057,344	977	8	32	250,122
256 MB	256,901,120	980	16	32	501,760
512 MB	512,483,328	993	16	63	1,000,944
1 GB	1,024,966,656	1986	16	63	2,001,888
2 GB	2,048,385,024	3969	16	63	4,000,752
4 GB	4,096,253,952	7937	16	63	8,000,496
8 GB	8,001,552,384	15504	16	63	15,628,032
16 GB	15,837,691,904	16383	16	63	30,932,992

4.1 Performance Specification

Performances of the ATA-Disk Chip are listed in Table 4-2.

Table 4-2: Performance Specifications

Capacity Performance	128 MB	256 MB	512 MB	1 GB	2 GB	4 GB	8 GB	16 GB
Sustained read (MB/s)	24.1	24.5	32.4	31.5	35.1	38.2	41.7	41.3
Sustained write (MB/s)	11	11.3	23.4	22.1	26.5	33.5	35.3	35.2

Note: Performance varies with flash configurations.

4.2 Environmental Specification

Environmental specification of the ATA-Disk Chip (ADC) product family follows the MIL-STD-810F standard which is shown in Table 4-3.

Table 4-3: Environmental Specifications

Environment			Specification
Temperature	Operation	Standard	0°C to 70°C
		Extended Temperature	-40°C to 85°C
	Storage		-40°C to 100°C
Humidity			5% to 95% RH (Non-condensing)
Vibration (Non-Operation)			Sine wave : 10~2000Hz, 15G (X, Y, Z axes)
Shock (Non-Operation)			Half sine wave, Peak acceleration 50 G, 11 ms (X, Y, Z ; All 6 axes)

5. Flash Management

5.1 Intelligent Endurance Design

5.1.1 Global wear-leveling algorithms

The NAND flash devices are limited by a certain number of write cycles. When using a file system, frequent file table updates is mandatory. If some area on the flash wears out faster than others, it would significantly reduce the lifetime of the whole device, even if the erase counts of others are far from the write cycle limit. Thus, if the write cycles can be distributed evenly across the media, the lifetime of the media can be prolonged significantly. The scheme is achieved both via buffer management and Apacer-specific global wear leveling to ensure that the lifetime of the flash media can be increased, and the disk access performance is optimized as well.

5.1.2 Built-in hardware ECC

The ATA-Disk Chip uses BCH Error Correction Code (ECC) algorithms which correct up to 24 random bits errors for each 1024 byte block of data. High performance is fulfilled through hardware-based error detection and correction.

5.1.3 Enhanced data integrity

The properties of NAND flash memory make it ideal for applications that require high integrity while operating in challenging environments. The integrity of data to NAND flash memory is generally maintained through ECC algorithms and bad block management. Flash controllers can support ECC capability for accuracy of data transactions, and bad block management is a preventive mechanism from loss of data by retiring unusable media blocks and relocating the data to the other blocks, along with the integration of global wear leveling algorithms, so that the lifespan of device can be expanded.

5.2 Intelligent Power Failure Recovery

The Low Power Detection on the controller initiates cached data saving before the power supply to the device is too low. This feature prevents the device from crash and ensures data integrity during an unexpected blackout. Once power was failure before cached data writing back into flash, data in the cache will lost. The next time the power is on, the controller will check these fragmented data segment, and, if necessary, replace them with old data kept in flash until programmed successfully.

5.3 Enhanced Security Level

5.3.1 ATA Secure Erase

Accomplished by the Secure Erase (SE) command, which added to the open ANSI standards that control disk drives, “ATA Secure Erase” is built into the disk drive itself and thus far less susceptible to malicious software attacks than external software utilities. It is a positive easy-to-use data destroy command, amounting to electronic data shredding. Executing the command causes a drive to internally completely erase all possible user data. This command is carried out within disk drives, so no additional software is required. Once executed, neither data nor the erase counter on the device would be recoverable, which blurs the accuracy of device lifespan. The process to erase will not be stopped until finished while encountering power failure, and will be continued when power is back on.

6. Software Interface

6.1 Command Set

This section defines the software requirements and the format of the commands the host sends to the ATA-Disk Chip. Commands are issued to ADC by loading the required registers in the command block with the supplied parameters, and then writing the command code to the Command register. The manner in which a command is accepted varies.

Table 6-1: Command Set (1 of 2)

Command	Code	Command Protocol
Check-Power-Mode	E5H or 98H	Non-data
Erase-Sector(s)	C0H	Non-data
Execute-Drive-Diagnostic	90H	Device Diagnostic
Flush-Cache	E7H	Non-data
Format-Track	50H	PIO data-out
Identify-Drive	ECH	PIO data-in
Idle	E3H or 97H	Non-data
Idle-Immediate	E1H or 95H	Non-data
Initialize-Drive-Parameters	91H	Non-data
NOP	00H	Non-data
Read DMA	C8H	DMA
Read-Buffer	E4H	PIO data-in
Read-Multiple	C4H	PIO data-in
Read-Sector(s)	20H or 21H	PIO data-in
Read-Verify-Sector(s)	40H or 41H	Non-data
Recalibrate	1XH	Non-data
Request Sense	03H	Non-data
Security Disable Password	F6H	PIO data-out
Security Erase Prepare	F3H	Non-data
Security Erase Unit	F4H	PIO data-out
Security Freeze Lock	F5H	Non-data
Security Set Password	F1H	PIO data-out
Security Unlock	F2H	PIO data-out
Seek	7XH	Non-data

Table 6-1: Command Set (2 of 2)

Command	Code	Command Protocol
Set-Features	EFH	Non-data
SMART	B0H	Non-data / PIO data-out
Set-Multiple-mode	C6H	Non-data
Sleep	E6H or 99H	Non-data
Standby	E2H or 96H	Non-data
Standby-Immediate	E0H or 94H	Non-data
Translate-Sector	87H	PIO data-in
Write Buffer	E8H	PIO data-out
Write DMA	CAH	DMA
Write Multiple	C5H	PIO data-out
Write-Multiple-Without-Erase	CDH	PIO data-out
Write Sector(s)	30H or 31H	PIO data
Write-Sector(s)-Without-Erase	38H	PIO data-out
Write Verify	3CH	PIO data
Wear Level	F5H	Non-data

6.2 S.M.A.R.T

S.M.A.R.T. (SMART), an acronym stands for Self-Monitoring, Analysis and Reporting Technology, is an open standard allowing an individual disk drive in the ATA/IDE or SCSI interface to automatically monitor its own health and report potential problems in order to prevent data loss. This failure warning technology provides predictions from unscheduled downtime by observing and storing critical drive performance and calibration parameters. Ideally, this should allow taking hands-on actions to keep from impending drive failure.

Failures are divided into two categories: those that can be predicted and those that cannot. Predictable failures occur gradually over time, and the decline in performance can be detected; on the other hand, unpredictable failures happen very sudden without any warning. These failures may be caused by power surges or related to electronic components. The purpose of the SMART implementation is to predict near-term failures of each individual disk drive and generate a warning to prevent unfortunate loss.

Apacer's S.M.A.R.T. features comply with ATA/ATAPI-7 specification by using the standard SMART command to read data from the flash drive. Running on the host, Apacer's SMART utility analyzes and reports the disk status periodically to the host before the drive is in critical condition as well as allows taking hands-on actions to keep from failures. Together with Apacer's wear-leveling and ECC schemes, S.M.A.R.T. will ensure a level of data reliability and integrity that has never been achieved before.

7. Electrical Specification

Absolute Maximum Stress Ratings (Applied conditions greater than those listed under “Absolute Maximum Stress Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these conditions or conditions greater than those defined in the operational sections of this data sheet is not implied. Exposure to absolute maximum stress rating conditions may affect device reliability.)

Table 7-1: Operating Range

Range	Ambient Temperature	3.3V	5V
Standard	0°C to +70°C	2.97-3.63V	4.5-5.5V
Extended Temperature	-40°C to +85°C		

Table 7-2: Absolute Maximum Power PIN Stress Ratings

Parameter	Symbol	Conditions
Power Supply	V _{DD}	6V to -0.5V
Input pin voltage	V	5.5v to -0.3V

Table 7-3: Recommended System Power-up Timings

Symbol	Parameter	Maximum	Units
TPU-READY ¹	Power-up to Ready Operation	1000	ms
TPU-WRITE ¹	Power-up to Write Operation	500	ms


1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

Table 7-4: Power consumption by capacities based on 5V (typical)

Capacity	128 MB	256 MB	512 MB	1 GB	2 GB	4 GB	8 GB	16 GB
Modes								
Active (mA)	125	120	130	130	140	160	170	170
Idle (mA)	3	3	3	3	3	3	3	3


Note: Results may differ from various flash configurations or platforms.

8. Physical Characteristics



9. Product Ordering Information

9.1 Product Code Designations



9.2 Valid Combinations

9.2.1 UDMA Mode

Capacity	P/N (3.3V)	P/N (5V)
128MB	AP-FC0128C1N3D-T	AP-FC0128C1N5D-T
256MB	AP-FC0256C1N3D-T	AP-FC0256C1N5D-T
512MB	AP-FC0512C1N3D-T	AP-FC0512C1N5D-T
1GB	AP-FC001GC1N3D-T	AP-FC001GC1N5D-T
2GB	AP-FC002GC1N3D-T	AP-FC002GC1N5D-T
4GB	AP-FC004GC1N3D-T	AP-FC004GC1N5D-T
8GB	AP-FC008GC1N3D-T	AP-FC008GC1N5D-T
16GB	AP-FC016GC1N3D-T	AP-FC016GC1N5D-T

9.2.2 PIO Mode

Capacity	P/N (3.3V)	P/N (5V)
128MB	AP-FC0128C1N3P-T	AP-FC0128C1N5P-T
256MB	AP-FC0256C1N3P-T	AP-FC0256C1N5P-T
512MB	AP-FC0512C1N3P-T	AP-FC0512C1N5P-T
1GB	AP-FC001GC1N3P-T	AP-FC001GC1N5P-T
2GB	AP-FC002GC1N3P-T	AP-FC002GC1N5P-T
4GB	AP-FC004GC1N3P-T	AP-FC004GC1N5P-T
8GB	AP-FC008GC1N3P-T	AP-FC008GC1N5P-T
16GB	AP-FC016GC1N3P-T	AP-FC016GC1N5P-T

9.2.3 MWDMA Mode

Capacity	P/N (3.3V)	P/N (5V)
128MB	AP-FC0128C1N3M-T	AP-FC0128C1N5M-T
256MB	AP-FC0256C1N3M-T	AP-FC0256C1N5M-T
512MB	AP-FC0512C1N3M-T	AP-FC0512C1N5M-T
1GB	AP-FC001GC1N3M-T	AP-FC001GC1N5M-T
2GB	AP-FC002GC1N3M-T	AP-FC002GC1N5M-T
4GB	AP-FC004GC1N3M-T	AP-FC004GC1N5M-T
8GB	AP-FC008GC1N3M-T	AP-FC008GC1N5M-T
16GB	AP-FC016GC1N3M-T	AP-FC016GC1N5M-T

9.2.4 Extended Temperature UDMA Mode

Capacity	P/N (3.3V)	P/N (5V)
128MB	AP-FC0128C1N3D-TW	AP-FC0128C1N5D-TW
256MB	AP-FC0256C1N3D-TW	AP-FC0256C1N5D-TW
512MB	AP-FC0512C1N3D-TW	AP-FC0512C1N5D-TW
1GB	AP-FC001GC1N3D-TW	AP-FC001GC1N5D-TW
2GB	AP-FC002GC1N3D-TW	AP-FC002GC1N5D-TW
4GB	AP-FC004GC1N3D-TW	AP-FC004GC1N5D-TW
8GB	AP-FC008GC1N3D-TW	AP-FC008GC1N5D-TW
16GB	AP-FC016GC1N3D-TW	AP-FC016GC1N5D-TW

9.2.5 Extended Temperature PIO Mode

Capacity	P/N (3.3V)	P/N (5V)
128MB	AP-FC0128C1N3P-TW	AP-FC0128C1N5P-TW
256MB	AP-FC0256C1N3P-TW	AP-FC0256C1N5P-TW
512MB	AP-FC0512C1N3P-TW	AP-FC0512C1N5P-TW
1GB	AP-FC001GC1N3P-TW	AP-FC001GC1N5P-TW
2GB	AP-FC002GC1N3P-TW	AP-FC002GC1N5P-TW
4GB	AP-FC004GC1N3P-TW	AP-FC004GC1N5P-TW
8GB	AP-FC008GC1N3P-TW	AP-FC008GC1N5P-TW
16GB	AP-FC016GC1N3P-TW	AP-FC016GC1N5P-TW

9.2.6 Extended Temperature MWDMA Mode

Capacity	P/N (3.3V)	P/N (5V)
128MB	AP-FC0128C1N3M-TW	AP-FC0128C1N5M-TW
256MB	AP-FC0256C1N3M-TW	AP-FC0256C1N5M-TW
512MB	AP-FC0512C1N3M-TW	AP-FC0512C1N5M-TW
1GB	AP-FC001GC1N3M-TW	AP-FC001GC1N5M-TW
2GB	AP-FC002GC1N3M-TW	AP-FC002GC1N5M-TW
4GB	AP-FC004GC1N3M-TW	AP-FC004GC1N5M-TW
8GB	AP-FC008GC1N3M-TW	AP-FC008GC1N5M-TW
16GB	AP-FC016GC1N3M-TW	AP-FC016GC1N5M-TW

Revision History

Revision	Date	Description	Remark
1.0	12/31/2014	Official release	
1.1	1/27/2015	Added 128MB specifications	

Global Presence

Taiwan (Headquarters)	Apacer Technology Inc. 4 th Fl, 75 Hsin Tai Wu Rd., Sec.1 Hsichih, New Taipei City Taiwan 221 R.O.C. Tel: +886-2-2698-2888 Fax: +886-2-2698-2889 amtsales@apacer.com
U.S.A.	Apacer Memory America, Inc. 386 Fairview Way, Suite102, Milpitas, CA 95035 Tel: 1-408-518-8699 Fax: 1-408-935-9611 sa@apacerus.com
Japan	Apacer Technology Corp. 5F, Matsura Bldg., Shiba, Minato-Ku Tokyo, 105-0014, Japan Tel: 81-3-5419-2668 Fax: 81-3-5419-0018 jpservices@apacer.com
Europe	Apacer Technology B.V. Science Park Eindhoven 5051 5692 EB Son, The Netherlands Tel: 31-40-267-0000 Fax: 31-40-267-0000#6199 sales@apacer.nl
China	Apacer Electronic (Shanghai) Co., Ltd 1301, No.251,Xiaomugiao Road, Shanghai, 200032, China Tel: 86-21-5529-0222 Fax: 86-21-5206-6939 sales@apacer.com.cn
India	Apacer Technologies Pvt Ltd, #1064, 1st Floor, 7th 'A' Main, 3rd Block Koramangala, Bangalore – 560 034 Tel: +91 80 4152 9061/62/63 Fax: +91 80 4170 0215 sales_india@apacer.com