



LC895127, 895127K

40× CD-ROM Decoder with SCSI Interface

Functions

- CD-ROM ECC function
- SCSI I/F function
- Subcode I/F function
- CAV audio function

Features

- SCSI interface (includes on-chip SCAM selection register)
- Supports 20× speed and a 10 MBytes/s transfer rate when using 16-bit 70-ns EDO DRAM
- Supports 40× speed and a 10 MB/s transfer rate when using 16-bit 50-ns EDO DRAM
- Up to 4 M bits of buffer RAM can be used.
- The user can freely set up the CD main channel and the C2 flag areas in buffer RAM.
- Batch transfer function (Allows the CD main channel, the C2 flags, and other data to be sent in a single operation.)
- Multi-block transfer function (Allows multiple blocks to be sent automatically in a single operation.)
- Subcode buffering and CD-TEXT support

Specifications

Absolute Maximum Ratings at $V_{SS} = 0$ V

| Parameter | Symbol | Conditions | Ratings | Unit |
|---------------------------------------|--------------|-----------------------------|------------------------|------------------|
| Maximum supply voltage | V_{DD} max | $T_a = 25^\circ\text{C}$ | -0.3 to +7.0 | V |
| Input/output voltage | V_I, V_O | $T_a = 25^\circ\text{C}$ | -0.3 to $V_{DD} + 0.3$ | V |
| Allowable power dissipation | P_d max | $T_a \leq 70^\circ\text{C}$ | 550 | mW |
| Operating temperature | T_{opr} | | -30 to +70 | $^\circ\text{C}$ |
| Storage temperature | T_{stg} | | -55 to +125 | $^\circ\text{C}$ |
| Soldering temperature (pin part only) | | 10 s | 260 | $^\circ\text{C}$ |

Allowable Operating Ranges at $T_a = -30^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{SS} = 0$ V

| Parameter | Symbol | Conditions | Ratings | | | Unit |
|---------------------|----------|------------|---------|-----|----------|------|
| | | | min | typ | max | |
| Supply voltage | V_{DD} | | 4.5 | 5.0 | 5.5 | V |
| Input voltage range | V_{IN} | | 0 | | V_{DD} | V |

■ Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.


■ SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

- CAV audio function
- Supports 20 MBytes/s transfers
- Package: SQFP-144

Package Dimensions

unit: mm

3214-SQFP144



LC895127, 895127K

DC Characteristics at $T_a = -30$ to $+70^\circ\text{C}$, $V_{SS} = 0\text{ V}$, $V_{DD} = 4.5$ to 5.5 V

| Parameter | Symbol | Conditions | Applicable pins | Ratings | | | Unit |
|---------------------------|-----------|-------------------------------------|-----------------|----------------|-----|--------------|------------------|
| | | | | min | typ | max | |
| Input high-level voltage | V_{IH1} | TTL levels | (1) | 2.2 | | | V |
| Input low-level voltage | V_{IL1} | | | | | 0.8 | V |
| Input high-level voltage | V_{IH2} | TTL levels with pull-up resistor | (9) | 2.2 | — | — | V |
| Input low-level voltage | V_{IL2} | | | — | — | 0.8 | V |
| Input high-level voltage | V_{IH3} | TTL levels Schmitt | (2) | 2.2 | — | — | V |
| Input low-level voltage | V_{IL3} | | | — | — | 0.8 | V |
| Input high-level voltage | V_{IH4} | CMOS levels Schmitt | (3) | $0.8 V_{DD}$ | — | — | V |
| Input low-level voltage | V_{IL4} | | | — | — | $0.2 V_{DD}$ | V |
| Input high-level voltage | V_{IH5} | | (4), (8), (10) | 2.0 | | — | V |
| Input low-level voltage | V_{IL5} | | | | | | 0.8 |
| Input high-level voltage | V_{IH2} | TTL levels with pull-up resistor | (11) | 2.2 | | — | V |
| Input low-level voltage | V_{IL2} | | | — | — | 0.8 | V |
| Output high-level voltage | V_{OH1} | $I_{OH1} = -12\text{ mA}$ | (6) | $V_{DD} - 2.1$ | — | — | V |
| Output low-level voltage | V_{OL1} | $I_{OL1} = 12\text{ mA}$ | | — | — | 0.4 | V |
| Output high-level voltage | V_{OH2} | $I_{OH2} = -8\text{ mA}$ | (7) | 2.4 | | | V |
| Output low-level voltage | V_{OL2} | $I_{OL2} = 8\text{ mA}$ | | | | 0.4 | V |
| Output high-level voltage | V_{OH2} | $I_{OH2} = -2\text{ mA}$ | (9), (5), (11) | 2.4 | | | V |
| Output low-level voltage | V_{OL2} | $I_{OL2} = 2\text{ mA}$ | | | | 0.4 | V |
| Output low-level voltage | V_{OL4} | $I_{OL4} = 48\text{ mA}$ | (10) | | | 0.4 | V |
| Input leakage current | I_{IL} | $V_I = V_{SS}, V_{DD}$ | All input pins | -25 | | +25 | μA |
| Pull-up resistance | R_{UP} | | (5), (9), (11) | 60 | 120 | 240 | $\text{k}\Omega$ |

Applicable pin sets are as follows.

INPUT

- (1) TEST0 to TEST4, CSCTRL, SUA0 to SUA6, C2P0, SDATA, BCK, LRCK, SCOR, WFCK, SBS0, MCK2SEL
- (2) $\overline{\text{RESET}}$
- (3) $\overline{\text{CS}}$, $\overline{\text{RD}}$, $\overline{\text{WR}}$
- (4) SCSISEL, XTALSEL

OUTPUT

- (5) $\overline{\text{INT0}}$, $\overline{\text{INT1}}$, $\overline{\text{SWAIT}}$
- (6) MCK
- (7) EXCK, DSDATA, DLCK, DBCK, $\overline{\text{RAS0}}$, $\overline{\text{CAS0}}$, $\overline{\text{CAS1}}$, $\overline{\text{OE}}$, $\overline{\text{UWE}}$, $\overline{\text{LWE}}$, RA0 to RA8

INOUT

- (8) $\overline{\text{ACK}}$, $\overline{\text{ATN}}$
- (9) D0 to D7, IO0 to IO15, IOP0 to IOP7
- (10) $\overline{\text{DB0}}$ to $\overline{\text{DB7}}$, $\overline{\text{DBP}}$, $\overline{\text{BSY}}$, I/O, $\overline{\text{MSG}}$, $\overline{\text{SEL}}$, $\overline{\text{RST}}$, $\overline{\text{REQ}}$, C/D
- (11) IOP0 to IOP7

Note: Pins XTAL0, XTALCK0, XTAL1, XTALCK1, and X1EN are not included in DC characteristics.


SCSI Pin Input Characteristics

| Parameter | Symbol | Conditions | Ratings | | | Unit |
|-------------------------|------------------|-----------------------------|---------|------|------|------|
| | | | min | typ | max | |
| Input threshold voltage | V_{t+1} | $V_{DD} = 4.50$ to 5.50 V | | 1.60 | 2.00 | V |
| | V_{t-1} | | 0.80 | 1.10 | | V |
| Hysteresis width | ΔV_{tt1} | $V_{DD} = 5.0$ V | 0.41 | 0.5 | | V |

Active-Low Output Characteristics


| Parameter | Symbol | Conditions | Ratings | | | Unit |
|---------------------------|----------|------------|---------|-----|-----|------|
| | | | min | typ | max | |
| Output high-level voltage | V_{OH} | | 2.5 | | | V |
| Output low-level voltage | V_{OL} | | | | 0.4 | V |

Note: Only applies to the active-low output pins DB0 to DB7, REQ, DBPB




A12526

Recommended Oscillator and PLL Circuits



A12527



A12528

$R1 = 120$ k Ω , $R2 = 47$ Ω , $C1 = 30$ pF

Crystal oscillator frequency XTALCK0 = 16.9344 MHz

$R3 = 7.5$ k Ω , $R4 = 200$ Ω , $R5 = 10$ k Ω , $C3 = 0.1$ μ F

$C4 = 0.1$ μ F, $C5 = 0.002$ μ F to 0.01 μ F

Note: The values listed above for R3, R4, R5, and C3 also apply when the XTALCK0 frequency is 33.8688 MHz.

Applications must be designed so that the analog V_{DD} and V_{SS} power supply system is completely independent of the logic system power supply and is not affected by the logic system power supply fluctuation in any way.

Note: Since the exact values of these components will vary depending on the characteristics of the printed circuit board used and other factors, consult the manufacturer of the crystal element when designing the oscillator circuit.

LC895127, 895127K

Pin Functions

| Type | | | | | |
|------|--------|---|-------------|----|-------------|
| I | INPUT | B | BIDIRECTION | NC | NOT CONNECT |
| O | OUTPUT | P | POWER | | |

| Pin No. | Pin name | Type | Pin functions |
|---------|------------------|------|--|
| 1 | V _{SS0} | P | |
| 2 | IO2 | B | Buffer RAM data I/O These pins have built-in pull-up resistors. |
| 3 | IO1 | B | |
| 4 | IO0 | B | |
| 5 | MCK2SEL | I | |
| 6 | C2PO | I | CD DSP interface |
| 7 | SDATA | I | |
| 8 | BCK | I | |
| 9 | LRCK | I | |
| 10 | EXCK | O | |
| 11 | WFCK | I | Subcode I/O |
| 12 | SBSO | I | |
| 13 | SCOR | I | |
| 14 | DSDATA | O | |
| 15 | DLRCK | O | XTALCLK0 1/1, 1/2, and stop output |
| 16 | DBCK | O | |
| 17 | MCK | O | |
| 18 | V _{DD} | P | |
| 19 | V _{SS0} | P | |
| 20 | RESET | I | IC reset. The IC is reset on a low-level input |
| 21 | CSCTRL | I | MC (Microcontroller) CSL ₀ , Hi |
| 22 | TEST3 | I | Test pins. These pins must be connected to V _{SS0} in normal operation. |
| 23 | TEST0 | I | |
| 24 | TEST1 | I | |
| 25 | TEST2 | I | |
| 26 | V _{SS0} | P | |
| 27 | XTALCK0 | I | Crystal oscillator circuit input |
| 28 | XTAL0 | O | Crystal oscillator circuit output |
| 29 | TEST4 | I | Test pin. This pin must be connected to V _{SS0} in normal operation. |
| 30 | V _{SS0} | P | |
| 31 | V _{SS0} | P | |
| 32 | V _{SS0} | P | |
| 33 | V _{SS0} | P | |
| 34 | IOP7 | I | General-purpose I/O ports. These pins include built-in pull-up resistors. |
| 35 | IOP6 | I | |
| 36 | V _{SS0} | P | |
| 37 | V _{DD} | P | |
| 38 | IOP5 | I | General-purpose I/O ports. These pins include built-in pull-up resistors. |
| 39 | IOP4 | I | |
| 40 | IOP3 | I | |
| 41 | IOP2 | I | |
| 42 | IOP1 | I | |
| 43 | IOP0 | I | |
| 44 | V _{SS0} | P | |
| 45 | RD | I | Microcontroller data read signal input |
| 46 | WR | I | Microcontroller data write signal input |
| 47 | CS | I | Register chip select input from the microcontroller |
| 48 | SUA0 | I | Microcontroller register selection signals |
| 49 | SUA1 | I | |
| 50 | SUA2 | I | |
| 51 | SUA3 | I | |
| 52 | SUA4 | I | |
| 53 | SUA5 | I | |

Continued on next page.

LC895127, 895127K

Continued from preceding page.

| Pin No. | Pin | I/O | Function |
|---------|------------------------------------|-----|--|
| 54 | V _{DD} | P | |
| 55 | V _{SS0} | P | |
| 56 | SUA6 | I | Microcontroller register selection signals |
| 57 | D0 | B | Microcontroller data signals |
| 58 | D1 | B | |
| 59 | D2 | B | |
| 60 | D3 | B | |
| 61 | D4 | B | |
| 62 | D5 | B | |
| 63 | V _{SS0} | P | |
| 64 | D6 | B | Microcontroller data signals |
| 65 | D7 | B | |
| 66 | $\overline{\text{INT0}}$ | O | Interrupt request signal output to the microcontroller (ECC side. Set by setting a register value.) |
| 67 | $\overline{\text{INT1}}$ | O | Interrupt request signal output to the microcontroller (SCSI side. Set by setting a register value.) |
| 68 | $\overline{\text{SWAIT}}$ | O | Wait signal output to the microcontroller |
| 69 | X1EN | I | Used by the PLL. This pin must be connected to V _{DD} through a resistor. |
| 70 | XTALCK1 | I | Used by the PLL. |
| 71 | XTAL1 | O | Used by the PLL. |
| 72 | V _{SS0} | P | Analog V _{SS} |
| 73 | V _{DD} | P | Analog V _{DD} |
| 74 | | NC | |
| 75 | I/O | B | SCSI interface |
| 76 | $\overline{\text{REQ}}$ | B | |
| 77 | V _{SS1} | P | |
| 78 | C/D | B | SCSI interface |
| 79 | $\overline{\text{SEL}}$ | B | |
| 80 | | NC | |
| 81 | V _{DD} | P | |
| 82 | V _{SS1} | P | |
| 83 | $\overline{\text{MSG}}$ | B | SCSI interface |
| 84 | $\overline{\text{RST}}$ | B | |
| 85 | V _{SS1} | P | |
| 86 | $\overline{\text{ACK}}$ | B | SCSI interface |
| 87 | $\overline{\text{BSY}}$ | B | |
| 88 | V _{SS1} | B | |
| 89 | $\overline{\text{ATN}}$ | B | SCSI interface |
| 90 | V _{DD} | P | |
| 91 | V _{SS1} | P | |
| 92 | | NC | |
| 93 | $\overline{\overline{\text{DBP}}}$ | B | SCSI interface |
| 94 | V _{DD} | P | |
| 95 | $\overline{\overline{\text{DB7}}}$ | B | SCSI interface |
| 96 | $\overline{\overline{\text{DB6}}}$ | B | |
| 97 | V _{SS1} | P | |
| 98 | $\overline{\overline{\text{DB5}}}$ | B | SCSI interface |
| 99 | $\overline{\overline{\text{DB4}}}$ | B | |
| 100 | V _{DD} | P | |
| 101 | $\overline{\overline{\text{DB3}}}$ | B | SCSI interface |
| 102 | $\overline{\overline{\text{DB2}}}$ | B | |
| 103 | V _{SS1} | P | |
| 104 | $\overline{\overline{\text{DB1}}}$ | B | SCSI interface |
| 105 | $\overline{\overline{\text{DB0}}}$ | B | |
| 106 | SCSISEL | I | SCSI pin layout selection. (This pin must be connected to V _{SS0} .) |
| 107 | XTALSEL | I | PLL XTAL oscillator selection |

Continued on next page.

LC895127, 895127K

Continued from preceding page.

| Pin No. | Pin | I/O | Function |
|---------|------------------------|-----|--|
| 108 | V_{SS1} | P | |
| 109 | V_{DD} | P | |
| 110 | V_{SS0} | P | |
| 111 | $\overline{RAS0}$ | O | Buffer RAM RAS signal output 0 |
| 112 | V_{DD} | P | |
| 113 | $\overline{CAS0}$ | O | Buffer RAM CAS signal output 0 (Normally held fixed at 0 (low).) |
| 114 | $\overline{CAS1}$ | O | Buffer RAM RAS signal output 1 |
| 115 | \overline{OE} | O | Buffer RAM output enable |
| 116 | \overline{UWE} (RA9) | O | Buffer RAM upper write enable (RA9 when 8M or more DRAM is used.) |
| 117 | \overline{LWE} | O | Buffer RAM lower write enable |
| 118 | V_{SS0} | P | |
| 119 | RA0 | O | Buffer RAM address signal outputs |
| 120 | RA1 | O | |
| 121 | RA2 | O | |
| 122 | RA3 | O | |
| 123 | RA4 | O | |
| 124 | RA5 | O | |
| 125 | RA6 | O | |
| 126 | V_{DD} | P | |
| 127 | V_{SS0} | P | |
| 128 | RA7 | O | Buffer RAM address signal outputs |
| 129 | RA8 | O | |
| 130 | IO15 | B | Buffer RAM data I/O These pins have built-in pull-up resistors. |
| 131 | IO14 | B | |
| 132 | IO13 | B | |
| 133 | IO12 | B | |
| 134 | IO11 | B | |
| 135 | IO10 | B | |
| 136 | IO9 | B | |
| 137 | IO8 | B | |
| 138 | V_{SS0} | P | |
| 139 | IO7 | B | Buffer RAM data I/O These pins have built-in pull-up resistors. |
| 140 | IO6 | B | |
| 141 | IO5 | B | |
| 142 | IO4 | B | |
| 143 | IO3 | B | |
| 144 | V_{DD} | P | |

Unused ("NC") pins must be left open.


Pins whose name is under a bar operate with inverted (negative) logic.

V_{SS0} is the logic system ground and V_{SS1} is the SCSI interface driver ground.

If DRAM is used, applications must adopt measures to prevent undershoot and other DRAM problems. Such measures include inserting resistors in the RAS and CAS lines and inserting capacitors between V_{SS} pins.

See the article on Designing with the Latest Microcontrollers and Memory in special issue number 25 of Transistor Technology for details on these measures. Since this device includes buffers that sink a current of 48 mA, applications must take adequate noise prevention measures.

Block Diagram



A12529

- *1 WFCK, SBSO, SCOR
- *2 BCK, SDATA, LRCK, C2PO
- *3 DB0 to DB7, DBP, BSY, MSG, SEL, RST, REQ, I/O, C/D
- *4 ACK, ATN
- *5 RD, WR, SUA0 to SUA6, ZCS, CSCTRL
- *6 D0 to D7
- *7 IO0 to IO15
- *8 RA0 to RA10, RAS1, CAS0, CAS1, OE, UWE, LWE
- *9 DBCK, DLRCK, DSDATA
- *10 IOP7 to IOP0

- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of December, 1999. Specifications and information herein are subject to change without notice.