



Z86017

PCMCIA Interface

A General Purpose PCMCIA
Adaptor Chip for Portable
Computer Peripheral
Applications

**Advance Information
Product Specification**



Z86017

PCMCIA INTERFACE

FEATURES

- 256 Bytes of Attribute Memory
- Four Configuration Registers
- Direct Memory Access (DMA) Support
- EEPROM Sequencer Circuitry for Program Loading From a Local EEPROM, Master Mode
- Serial Peripheral Interface (SPI) Circuitry Allows Control Through the Local Microprocessor, Slave Mode
- PCMCIA to I/O Peripheral
- PCMCIA to IDE Translation
- IDE to IDE Mapping, Pass Through Mode
- Operates from a 3V to 5.5V Power Supply
- Conforms to PCMCIA Standards
- Low Power Dissipation:
 - 24 mW @ 3V
 - 40 mW @ 5V
- 100-Pin Low Profile VQFP Package
- Advance 1.2 Micron CMOS Process

GENERAL DESCRIPTION

The Z86017 is a general-purpose PCMCIA adaptor chip used on the card side of the interface. The Z86017 easily configures to all types of memory and I/O mapped peripheral hardware. Mapping is performed from the I/O and Memory mapped PCMCIA to local peripheral ICs that support Ethernet controllers, UARTs, modems, printer ports, solid state memory, rotating disk memory, and other peripheral devices.

The Z86017 can be used in a stand-alone configuration without the use of a local processor by providing all of the attribute memory, CCRs, range, interrupt types through a serial EEPROM. The serial EEPROM is read automatically

using an internal EEPROM sequencer. The Z86017 can also be configured through a local processor for use on intelligent controller systems.

Notes:

All Signals with a preceding front slash, "/", are active Low, e.g.: B/W (WORD is active Low); /B/W (BYTE is active Low, only).

Power connections follow conventional descriptions below:

Connection	Circuit	Device
Power	V_{CC}	V_{DD}
Ground	GND	V_{SS}

GENERAL DESCRIPTION (Continued)

The local processor connects to the Z86017 via the serial interface or can be programmed through an external EEPROM. The Z86017 provides for the PCMCIA to IDE

translation, IDE to IDE mapping, or PCMCIA to three general-purpose maps (Figure 1).

Address Mapping Circuit




Figure 1. Z86017 Functional Block Diagram

The local processor connects to the Z86017 through the serial interface or can be programmed through an external EEPROM (Figure 2). If the external EEPROM does not have

the valid signature inside, the Z86017 acknowledges all selects on the PCMCIA interface.




Figure 2. Connection Block Diagram

GENERAL DESCRIPTION (Continued)

The Z86017 IC can become an EEPROM interface master or a local processor slave. There are two independent

sequencer circuits in the IC to provide for the master and slave operation (Figure 3).




Figure 3. Serial Interface Diagram

The Z86017 IC provides the four standard PCMCIA registers. Three additional registers have been added to provide for remote programming of the EEPROM (Figure 4).




Figure 4. Attribute and Configuration Memory Diagram

PIN DESCRIPTION




Figure 5. Z86017 100-Pin VQFP Package

PIN IDENTIFICATION

Pin No.	Name	Description
1	PC_HA0	PCMCIA Address, Bit 0
2	/PC_STSCHG//PDIAG	PCMCIA Status Change Bit
3	PC_DATA0	PCMCIA Data, Bit 0
4	PC_DATA8	PCMCIA Data, Bit 8
5	V _{ss}	Ground
6	PC_DATA1	PCMCIA Data, Bit 1
7	PC_DATA9	PCMCIA Data, Bit 9
8	PC_DATA2	PCMCIA Data, Bit 2
9	PC_DATA10	PCMCIA Data, Bit 10
10	PC_WP//IOIS16//IOCS16	PCMCIA I/O Is 16-Bit Transfers
11	/ATA_HRESET	AT Host RESET
12	ATA_DATA7	AT Host Data, Bit 7
13	ATA_DATA8	AT Host Data, Bit 8
14	V _{DD}	Supply Voltage
15	V _{ss}	Ground
16	ATA_DATA6	AT Host Data, Bit 6
17	ATA_DATA9	AT Host Data, Bit 9
18	ATA_DATA5	AT Host Data, Bit 5
19	ATA_DATA10	AT Host Data, Bit 10
20	V _{ss}	Ground
21	ATA_DATA4	AT Host Data, Bit 4
22	ATA_DATA11	AT Host Data, Bit 11
23	ATA_DATA3	AT Host Data, Bit 3
24	V _{DD}	Supply Voltage
25	ATA_DATA12	AT Host Data, Bit 12
26	ATA_DATA2	AT Host Data, Bit 2
27	ATA_DATA13	AT Host Data, Bit 13
28	ATA_DATA1	AT Host Data, Bit 1
29	ATA_DATA14	AT Host Data, Bit 14
30	ATA_DATA0	AT Host Data, Bit 0
31	ATA_DATA15	AT Host Data, Bit 15
32	V _{ss}	Ground
33	/ATA_HIOW	AT Host I/O Write Strobe
34	/ATA_HIOR	AT Host I/O Read Strobe
35	ATA_IOCHRDY	AT Host I/O Channel Ready
36	ATA_IREQ	AT Host Interrupt Request
37	/ATA_IOIS16	AT Host I/O Is 16 Bits Wide
38	V _{DD}	Supply Voltage
39	ATA_HA1	AT Host Address, Bit 1
40	ATA_HA0	AT Host Address, Bit 0
41	ATA_HA2	AT Host Address, Bit 2
42	ATA_HCS0	AT Host Chip Select 0
43	ATA_HCS1	AT Host Chip Select 1
44	V _{ss}	Ground
45	/ATA_PDIAG/ATA_BHE	PDIAG I/O or Byte High Enable

PIN IDENTIFICATION (Continued)

Pin No.	Name	Description
46	/ATA_PDASP/EXTP_WP	PDASP I/O or Write Protect In
47	/ATA_DACK	AT Host DMA Acknowledge
48	ATA_DREQ	AT Host DMA Request
49	/ATA_MRD	AT Host Memory Read Strobe
50	EE_SK	EPROM Data Clock
51	EE_MASTER	EEPROM Is Master
52	EE_CS	EPROM Data Chip Select
53	EE_DO	EPROM Data Out
54	EE_DI	EPROM Data In
55	/ATA_MWR	AT Host Memory Write Strobe
56	/POR	Power-On Reset
57	M_PINT	Local Processor Interrupt
58	PC_MCLK_IN	Master Clock In
59	EXTP_PWDN	Power Down Output
60	EXTP_AUDIO	Audio Input
61	EXTP_STSCHG	Status Change Input
62	V _{DD}	Supply Voltage
63	PC_DATA3	PCMCIA Data, Bit 3
64	PC_DATA4	PCMCIA Data, Bit 4
65	PC_DATA11	PCMCIA Data, Bit 11
66	PC_DATA5	PCMCIA Data, Bit 5
67	PC_DATA12	PCMCIA Data, Bit 12
68	V _{SS}	Ground
69	PC_DATA6	PCMCIA Data, Bit 6
70	PC_DATA13	PCMCIA Data, Bit 13
71	PC_DATA7	PCMCIA Data, Bit 7
72	PC_DATA14	PCMCIA Data, Bit 14
73	V _{DD}	Supply Voltage
74	/PC_HCE1/HCS0	PCMCIA Chip Select 0
75	PC_DATA15	PCMCIA Data, Bit 15

Pin No.	Name	Description
76	PC_HA10	PCMCIA Address, Bit 10
77	V _{SS}	Ground
78	/PC_HCE2/HCS1	PCMCIA Chip Select 1
79	/PC_ATA/HOE	PCMCIA Output Enable
80	/PC_HIOR	PCMCIA I/O Read Strobe
81	/PC_HIOW	PCMCIA I/O Write Strobe
82	V _{DD}	Supply Voltage
83	PC_HA9	PCMCIA Address, Bit 9
84	PC_HA8	PCMCIA Address, Bit 8
85	/PC_HWE	PCMCIA WRITE Strobe
86	PC_RDY/BSY//IREQ/HINT	PCMCIA Interrupt Request
87	PC_HA7	PCMCIA Address, Bit 7
88	V _{SS}	Ground
89	PC_HA6	PCMCIA Address, Bit 6
90	PC_HA5	PCMCIA Address, Bit 5
91	PC_HA4	PCMCIA Address, Bit 4
92	PC_HRESET//HRESET	PCMCIA Reset
93	V _{DD}	Supply Voltage
94	/PC_WAIT//IOCHRDY	PCMCIA I/O Channel Ready
95	PC_HA3	PCMCIA Address, Bit 3
96	/PC_INPACK/DREQ	PCMCIA Input Acknowledge
97	PC_HA2	PCMCIA Address, Bit 2
98	/PC_REG//DACK	PCMCIA Register Signal
99	PC_HA1	PCMCIA Address, Bit 1
100	PC_SPKR//DASP/DREQ	IDE DASP Pin

PIN DESCRIPTIONS

/PC_HCE1//HCS0 (Input, Schmitt-Triggered, 100 k Ω Pull-Up):

PCMCIA Mode: Host Card Enable 1 (active Low). Enables even or odd numbered data bytes onto the "PC_DATA (7-0)" Bus.
 ATA Mode: Host Chip Select 0 (active Low).

/PC_HCE2//HCS1 (Input, Schmitt-Triggered, 100 k Ω Pull-Up):

PCMCIA Mode: Host Card Enable 2 (active Low). Enables odd numbered data bytes onto the "PC_DATA (15-8)" Bus.
 ATA Mode: Host Chip Select 1 (active Low).

PC_HA (10-3) (Input, Schmitt-Triggered):

PCMCIA Mode: Host Address Lines, Bits 10-3.
 ATA Mode: Not used.

PC_HA (2-0) (Input, Schmitt-Triggered):

PCMCIA Mode: Host address Lines, Bits 2-0.
 ATA Mode: Host address Lines, Bits 2-0.

/PC_SPKR//DASP/DREQ (Input/Output, Tri-Stated, 8mA):

PCMCIA Mode: Speaker Output (active Low). This signal is the opposite polarity of the "EXTP_AUDIO" input signal and the extended special function bus in PCMCIA Mode. If configured in the general-purpose address recognition registers, this signal is DMA request, active Low, when ATA_DREQ is asserted active High.
 ATA Mode: Slave present bit when in ATA mode or when enabled in PCMCIA mode.

/PC_HIOR (Input, Schmitt-Triggered, 100 k Ω Pull-Up):

PCMCIA Mode: Host Input/Output Read Strobe (active Low). In PCMCIA I/O Mode, this is the Input/Output Read Strobe.
 ATA Mode: Input/Output Read Strobe (active Low).

/PC_HIOW (Input, Schmitt-Triggered, 100 k Ω Pull-Up):

PCMCIA Mode: Host Input/Output Write Strobe (active Low). Mode, this is the Input/Output Write Strobe.
 ATA Mode: Input/Output Write Strobe (active Low).

PC_RDY//BSY//IREQ/HINT (Output, 8mA):

PCMCIA Mode: Ready/Busy (active High) or /IREQ (active Low). In PCMCIA Common Memory Mode, this signal is Ready/Busy. This signal will be asserted BUSY by the Reset logic. In PCMCIA I/O Mode, this signal is /IREQ.
 ATA Mode: Host Interrupt (active High). This signal sends an interrupt to the host when enabled.

PC_WP//IOIS16//IOCS16 (Output, Tri-Stated, 8mA):

- PCMCIA Mode: Write Protect (active High) or I/O is 16 bits (active Low). In PCMCIA Common Memory Mode, this signal is write protect. In PCMCIA I/O Mode, this signal is I/O and 16 bits. This signal indicates a 16-bit data transfer is active on the PCMCIA Bus.
- ATA Mode: I/O Chip Select 16 bits (active Low). Indicates a 16-bit transfer is active on the bus.

PC_WAIT//IOCHRDY//IOCHRDY (Output, Tri-State, 8mA):

- PCMCIA Mode: Wait (active High). Inserts wait states when held active and the chip is being selected in I/O or Memory Mode.
- ATA Mode: Wait (active High). Inserts wait states when held active and the chip is being selected.

PC_HRESET/HRESET (Input, Schmitt-Triggered, 100 k Ω Pull-Up):

- PCMCIA Mode: Host Reset (active High). Host input reset signal.
- ATA Mode: Host Reset (active Low). Host input reset signal.

/PC_INPACK/DREQ (Output, Tri-Stated, 8mA):

- PCMCIA Mode: Input Acknowledge (active Low). This signal is asserted by the peripheral to drive data and/or command/status on the data bus when the chip is selected.
- ATA Mode: Data request (active High). This signal is issued during DMA data transfers on the data bus as defined in ATA.

/PC_REG//DACK (Input, Schmitt-Triggered, 100 k Ω Pull-Up):

- PCMCIA Mode: Register Bit (active Low). This signal is asserted when the host selects I/O Memory or Attribute Memory.
- ATA Mode: Data Acknowledge (active Low). This signal is issued during DMA data transfers on the data bus as defined in ATA.

/PC_STSCHG//PDIAG (Input/Output, 8mA):

- PCMCIA Mode: Status Change (active Low). This signal is used to indicate changes in the Card Configuration Registers.
- ATA Mode: Passed diagnostics (active Low).

/PC_ATA//OE (Input, Schmitt-Triggered, 100 k Ω Pull-Down):

- PCMCIA Mode: Output Enable (active Low).
- ATA Mode: AT Mode (active Low). This signal indicates AT Mode when pulled Low on a Power-On Reset.

/PC_WE (Input, Schmitt-Triggered, 100 k Ω Pull-Up):

- PCMCIA Mode: Write enable (active Low).
- ATA Mode: Not used.

PC_DATA (15-0) (Input/Output, Tri-Stated, 8mA):

- PCMCIA Mode: Host Data Lines, 16 bits.
- ATA Mode: Host Data Lines, 16 bits.

PIN DESCRIPTIONS (Continued)

/POR (Input, Schmitt-Triggered, 100 k Ω Pull-Up):
 Power-On Reset (active Low). Local power on reset signal.

EE_DO (Output, 2mA):
 EEPROM Data Out (active High). This signal indicates serial data is valid during "EE_SK" edge. In Master Mode or Slave Mode, this signal is an output.

EE_SK (Input/Output, 2mA):
 EEPROM Data Clock (active High). This signal is an output in Master Mode. In Slave Mode, this signal is an input.

EE_CS (Input/Output, 2mA):
 EPROM Data Chip Select (active High). This signal is an output in Master Mode. In Slave Mode, this signal is an input.

EE_DI (Input, Schmitt-Triggered, 100 k Ω Pull-Up):
 EPROM Data Input (active High). This signal is an input in Master Mode or Slave Mode.

PC_MCLK_IN (Input, Schmitt-Triggered):
 Master Clock Input. This is the input clock signal used to generate all internal timing when reading the EEPROM using the internal EEPROM sequencer. It is also used to generate internal timing for Ready.

EXTP_STSCHG (Input, Schmitt-Triggered, 100 k Ω Pull-Up):
 Status Change Input (active High). This signal will output the value of the status changed line on the PCMCIA bus if enabled in the CCR Register.

EXTP_AUDIO (Input, Schmitt-Triggered, 100 k Ω Pull-Up):
 Audio Input (active High). This is the input signal which reflects the audio output. This signal is active High, whereas the Speaker Output on the PCMCIA Bus is active Low.

EXTP_PWDN (Output, 2mA):
 Power Down Output (active High). This signal reflects the state of the Power Down Bit in the CCR.

/ATA_MRD (Output, 2mA):
 External Memory Read Strobe (active Low).

/ATA_MWR (Output, 2mA):
 External Memory Write Strobe (active Low).

/ATA_PDASP/EXTP_WP (Input/Output, Tri-States, 2mA):
 Local AT bus side PDASP signal controlled by internal bits ZEN_EXT_PDASP (Input) or ZEN_INPUTT_PDASP (Output). When configured as write protect, this signal will stop all Write Strobes on the local AT Bus.

/ATA_PDIAG//ATA_BHE (Input/Output, Tri-States, 2mA):

Local AT bus side PDIAG signal controlled by internal bits ZEN_EXT_PDIAG (Input) or ZEN_INPUTT_PDIAG (Output). When configured as High Byte Enable for memory boards, "ATA_BHE" indicates a High Byte available or High Byte requested on the Local AT Bus.

ATA_IOCHRDY (Input, Schmitt-Triggered, 100 k Ω Pull-Up):

I/O Channel Ready (active High). This input signal indicates the I/O Channel on the Local AT Bus is ready.

/ATA_IOIS16 (Input, Schmitt-Triggered, 100 k Ω Pull-Up):

I/O Channel is 16 bits (active Low). This input signal indicates the I/O Channel on the Local AT bus is 16 bits wide.

EE_MASTER (Input, Schmitt-Triggered, 100 k Ω Pull-Up):

EEPROM Master Interface Enabled (active High). When this input is set High, an EEPROM is present. When this signal is set Low, no EEPROM is present.

/ATA_HCS0 (Output, 2mA):

IDE/ATA Mode: AT Host Chip Select 0 (active Low). This signal is used to select the IDE interface chip as standard IDE format.

Local Bus Mode: Chip Select 0 (active Low). This signal is used to connect as a chip select for an external peripheral device as defined by the address range and offset register definition.

/ATA_HCS1 (Output, 2mA):

IDE/ATA Mode: AT Host Chip Select 1 (active Low). This signal is used to select the IDE interface chip as standard IDE format.

Local Bus Mode: Chip Select 1 (active Low). This signal is used to connect as a chip select for an external peripheral device as defined by the address range and offset register definition.

ATA_HA (2-0) (Output, 2mA):

IDE/ATA Mode: AT Host Address Lines, Bits 2-0. These lines are used to address the IDE interface chip task register file as standard IDE format.

Local Bus Mode: Address Lines, Bits 2-0. These lower three bits offset from starting address.

ATA_IREQ (Input, Schmitt-Triggered):

IDE/ATA Mode: AT Host Interrupt Request (active High).

Local Bus Mode: Interrupt Request (active High).

/ATA_HIOR (Output, 2mA):

IDE/ATA Mode: AT Host I/O Read Strobe (active Low).

Local Bus Mode: I/O Read Strobe or Memory Read Strobe or Data Strobe (active Low). The function of this signal depends on the configuration.

PIN DESCRIPTIONS (Continued)

/ATA_HIOW (Output, 2mA):

IDE/ATA Mode: AT Host I/O Write Strobe (active Low).

Local Bus Mode: I/O Write Strobe or Memory Write Strobe or Read/Write Data Enable (active Low). The function of this signal depends on the configuration.

/ATA_HRESET (Output, 2mA):

IDE/ATA Mode: AT Host Reset (active High or Low). This signal is the reset output to the IDE controller.

Local Bus Mode: AT Host Reset (active High or Low). This signal is the reset output to the peripheral device if PCMCIA signal is active.

ATA_DATA (15-0) (Input/Output, Tri-States, 2mA):

IDE/ATA Mode: Host Data Bus, Bits 15-0.

Local Bus Mode: Peripheral Data Bus, Bits 15-0.

ATA_DREQ (Input, Schmitt-Triggered):

IDE/ATA Mode: AT Host DMA Request (active High).

Local Bus Mode: Peripheral Bus DMA Request (active High). When PCMCIA is connected, this signal is asserted through the "PC_SPKR" pin on the PCMCIA interface.

/ATA_DACK (Output, 2mA):

IDE/ATA Mode: AT Host DMA Acknowledge (active Low).

Local Bus Mode: Peripheral Bus DMA Acknowledge (active Low). DMA acknowledge is generated by Z86017 whenever DMA acknowledge is configured in the PCMCIA address registers and the address corresponds to the DMA address.

M_PINT (Output, Tri-stated):

Microprocessor Interrupt (active High). This signal is the interrupt to local microprocessor.

V_{ss} (Input):

Digital Ground

V_{DD} (Input):Digital Supply Voltage

ABSOLUTE MAXIMUM RATINGS


Symbol	Description	Min	Max	Unit
V_{CC}	Supply Voltage*	-0.3	+7.0	V
T_{STG}	Storage Temp.	-65	+150	C
T_A	Oper. Ambient Temp.	†	†	C

* Voltages on all pins with respect to GND.
† See Ordering Information

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for an extended period may affect device reliability.

STANDARD TEST CONDITIONS

The characteristics listed below apply for standard test conditions as noted (Test Load Diagram).



Test Load Diagram

DC SPECIFICATIONS
Absolute Rating Limits

<u>Parameter</u>	<u>Symbol</u>	<u>Unit</u>	<u>Min Value</u>	<u>Max Value</u>
Supply Voltage	Vdd	(V)	-0.5	7.0
Input Voltage	Vi	(V)	-0.5	Vdd+0.5
Output Voltage	Vo	(V)	-0.5	Vdd+0.5
Storage Temperature	Tstg	(C)	-40	+125
Temperature Under Bias	Tbias	(C)	-25	+85

3-Volt Operating Conditions

<u>Parameter</u>	<u>Symbol</u>	<u>Unit</u>	<u>Min Value</u>	<u>Max Value</u>
Supply Voltage	Vdd	(V)	3.0	5.5
Input High Voltage for TTL Inputs	VIH	(V)	2.4	Vdd
Input Low Voltage for TTL Inputs	VIL	(V)	-.5	0.6
Operating Temperature	Ta	(C)	0	70

5-Volt Operating Conditions

<u>Parameter</u>	<u>Symbol</u>	<u>Unit</u>	<u>Min Value</u>	<u>Max Value</u>
Supply Voltage	Vdd	(V)	4.5	5.5
Input High Voltage for TTL Inputs	VIH	(V)	2.4	Vdd
Input Low Voltage for TTL Inputs	VIL	(V)	-.5	.8
Operating Temperature	Ta	(C)	0	70

DC ELECTRICAL CHARACTERISTICS

Parameter	Symbol	Unit	Min Value	Max Value
Power Supply Current	I _{dds}	(mA)		10 (5V) * 8 (3V)
Output High Voltage	V _{oh} (I _{oh} = -2mA)	(V)	2.4	V _{dd}
Output Low Voltage	V _{ol} I _{ol} = 2mA I _{ol} = 8mA	(V)		0.4
Input Leakage Current	I _i V _i <= V _{dd}	(uA)	-10	10
Power Dissipation	P _{max}	mW		40 (5V) 24 (3V)
Input Capacitance	C _i	(pf)		8pf

Note: I_{dds} is specified at 1 MHz on PC MCLK IN and V_{DD} on EE SK.

INTERNAL ATTRIBUTE MEMORY TIMING

ITEM	Symbol	Speed Version: 300ns	
		Min	Max
Read Cycle Time	tcR	300	
Address Access Time	ta(A)		300
Card Enable Time	ta(CE)		300
Output Enable Access Time	ta(OE)		150
Output Disable Time from CE	tdis(CE)		100
Output disable time from OE	tdis(OE)		100
Output enable time from CE	ten(CE)	5	
Output enable time from OE	ten(OE)	5	
Data Valid from ADD Change	tv(A)	0	
Address Setup Time	Tsu(A)	30	
Address Hold Time	th(A)	20	
Card Enable Setup Time	tsu(CE)	0	
Card Enable Hold Time	th(CE)	20	
Wait Valid from OE	tv(WT-OE)		35
Wait Pulse Width	tw(WT)		12us
Data Setup for wait Released	tv(WT)	0	

PCMCIA Memory Write and Read Timing

Speed Version	Item	Symbol	200ns		150ns		100ns	
			Min	Max	Min	Max	Min	Max
	Write Cycle Time	tcW	200		150		100	
	Write Pulse Width	tw(WE)	120		80		60	
	Address Setup Time	tsu(A)	20		20		10	
	Address Setup Time for WE	tsu(A-WEH)	140		100		70	
	Card Enable Setup Time for WE	tsu(CE-WEH)	140		100		70	
	Data Setup Time for WE	tsu(D-WEH)	60		50		40	
	Data Hold Time	th(D)	30		20		15	
	Write Recover Time	trec(WE)	30		20		15	
	Output Disable Time from WE	tdis(WE)		90		75		50
	Output Disable Time from OE	tdis(OE)		90		75		50
	Output Setup from WE	ten(WE)	5		5		5	
	Output Enable Setup from WE	tsu(OE-WE)	10		10		10	
	Card Enable Hold from WE	th(OE-WE)	10		10		10	
	Card Enable Setup Time	tsu(CE)	0		0		0	
	Card Enable Hold Time	th(CE)	20		20		15	
	Wait Valid from WE	tv(WT-WE)		35		35		35
	Wait Pulse Width	tw(WT)		12us		12us		12us
	WE high from Wait Released	tv(WT)	0		0		0	


I/O Read Timing Specification

<u>Item</u>	<u>Symbol</u>	<u>Min</u>	<u>Max</u>
Data Delay after IORD	td(IORD)		100
Data Hold following IORD	th(IORD)	0	
IORD Width Time	twIORD	165	
Address Setup before IORD	tsuA(IORD)	70	
Address Hold Following IORD	thA(IORD)	20	
CE Setup before IORD	tsuCE(IORD)	5	
CE Hold Following IORD	thCE(IORD)	20	
REG Setup before IORD	tsuREG(IORD)	5	
REG hold following IORD	thREG(IORD)	0	
INPACK Delay to IORD	tdINPACK(IORD)	0	45
INPACK Delay from IORD	tdINPACK(IORD)		45
IOIS16 Delay from Address	tdIOIS16(ADR)		35
IOIS16 delay Rise From Address	tdIOIS16(ADR)		35
Wait Delay from IORD	tdWAIT(IORD)		35
Data Delay from Wait Rising	td(WAIT)		35
Wait Width Time	tw(WAIT)		12us


I/O Write Timing Specification

<u>Item</u>	<u>Symbol</u>	<u>Min</u>	<u>Max</u>
Data Setup before IOWR	tsu(IOWR)	<u>60</u>	
Data Hold after IOWR	th(IOWR)	<u>30</u>	
IOWR Width Time	tw(IOWR)	<u>165</u>	
Address setup to IOWR	tsuA(IOWR)	<u>70</u>	
Address Hold after IOWR	thA(IOWR)	<u>20</u>	
CE setup before IOWR	tsuCE(IOWR)	<u>5</u>	
CE hold after IOWR	thCE(IOWR)	<u>20</u>	
REG Setup before IOWR	tsuREG(IOWR)	<u>5</u>	
REG hold after IOWR	thREG(IOWR)	<u>0</u>	
IOIS16 Delay falling from Address	tdIOIS16(ADR)		<u>35</u>
IOIS16 delay Rising from Address	tdIOIS16(ADR)		<u>35</u>
Wait Delay Falling from IOWR	tdWAIT(IOWR)		<u>35</u>
Wait Width Timing	twWAIT		<u>12us</u>

PCMCIA Read Memory Timing, No Waite States




Note: PC REG* is active Low for Attribute Memory reads only


PCMCIA Read Memory Timing, Wait State Enabled


Note: PC REG* is active Low for Attribute Memory reads only

PCMCIA Memory Timing, Wait State Enabled




PCMCIA Memory Write Timing, No Wait States





SKEW Timing Between PCMCIA and ATA Bus

<u>Item</u>	<u>Symbol</u>	<u>Min</u>	<u>Max</u>
Address Skew	tskew(ADR)		30ns
IO Fall Skew	tskew_Fall(IO)		30ns
IO Rise Skew	tskew_Rise(IO)		30ns
Mem Fall Skew	tskew_Fall(Mem)		30ns
Mem Rise Skew	tskew_Rise(Mem)		30ns




Serial Interface Timing

Item	Symbol	min	max
Master Clock In Period	tp(MCLK IN)	50	
CS setup to CLK time	tsu(CS)	25	
CS hold after CLK	th(CS)	0	
Data Hold Time	th(Dout)	10	
Data Setup Time	ts(Dout)	25	
Data Hold Time	th(Din)	0	
Data Setup Time	tsu(Din)	25	
Clock Period, Write	tP(SK)	200	
Clock Period, Read	tp(SK_READ)	200	
Clock Period,	tp (SK SLAVE)	200	



EEPROM MASTER TIMING
Write EEPROM Timing

Read EEPROM Timing


SLAVE INTERFACE TIMING, SERIAL BUS

Write (Slave)




Read (Slave)




PCMCIA I/O TIMING



I/O Write Timing



I/O Read Timing



PACKAGE INFORMATION



SYMBOL	MILLIMETER		INCH	
	MIN	MAX	MIN	MAX
A	1.35	1.60	.053	.063
A1	0.05	0.20	.002	.008
A2	1.30	1.50	.051	.059
b	0.15	0.26	.006	.010
c	0.10	0.20	.004	.008
HD	15.85	16.15	.624	.636
D	13.90	14.10	.547	.555
HE	15.85	16.15	.624	.636
E	13.90	14.10	.547	.555
ⓔ	0.50 TYP		.020 TYP	
L	0.35	0.65	.014	.026
LE	0.90	1.10	.035	.043

1. CONTROLLING DIMENSIONS : MM
2. MAX COPLANARITY : $\frac{10\mu m}{.004}$

100-Lead Plastic Very Small Quad Flatpack (VQFP)

ORDERING INFORMATION

Z86017

20 MHz
100-pin VQFP
Z8601720ASC

For fast results, contact your Zilog sales office for assistance in ordering the part desired.

Package

A= Very Small QFP

Temperature

S= 0°C to +70° C

Speed


20 = 20 MHz

Environmental

C = Plastic Standard

Example:

Z 86017 20 A S C is an 86017 20 MHz, VQFP 0°C to +70°C, Plastic Standard Flow



Notes:

**ZILOG DOMESTIC SALES OFFICES
AND TECHNICAL CENTERS****CALIFORNIA**

Agoura 818-707-2160
Campbell 408-370-8120
Irvine 714-453-9701

COLORADO

Boulder 303-494-2905

FLORIDA

Clearwater 813-725-8400

GEORGIA

Norcross 404-448-9370

ILLINOIS

Schaumburg 708-517-8080

MINNESOTA

Minneapolis 612-944-0737

NEW HAMPSHIRE

Nashua 603-888-8590

OHIO

Independence 216-447-1480

OREGON

Portland 503-274-6250

PENNSYLVANIA

Horsham 215-784-0805

TEXAS

Dallas 214-987-9987

WASHINGTON

Seattle 206-523-3591

INTERNATIONAL SALES OFFICES**CANADA**

Toronto 416-673-0634

CHINA

Shenzhen 86-755-562170

GERMANY

Munich 49-8967-2045
Sömmerda 49-3634-23906

JAPAN

Tokyo 81-3-3587-0528

HONG KONG

Kowloon 852-7238979

KOREA

Seoul 82-2-577-3272

SINGAPORE

Singapore 65-2357155

TAIWAN

Taipei 886-2-741-3125


UNITED KINGDOM

Maidenhead 44-628-392-00

© 1993 by Zilog, Inc. All rights reserved. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Zilog, Inc. The information in this document is subject to change without notice. Devices sold by Zilog, Inc. are covered by warranty and patent indemnification provisions appearing in Zilog, Inc. Terms and Conditions of Sale only. Zilog, Inc. makes no warranty, express, statutory, implied or by description, regarding the information set forth herein or regarding the freedom of the described devices from intellectual property infringement. Zilog, Inc. makes no warranty of mer-

chantability or fitness for any purpose. Zilog, Inc. shall not be responsible for any errors that may appear in this document. Zilog, Inc. makes no commitment to update or keep current the information contained in this document.

Zilog, Inc. 210 East Hacienda Ave.
Campbell, CA 95008-6600
Telephone (408) 370-8000
Telex 910-338-7621
FAX 408 370-8056



Zilog, Inc.
210 East Hacienda Ave.
Campbell, CA 95008-6600
408-370-8000
FAX 408-370-8056