

Equipment Diagrams

CONTROL DATA 8092
TELEPROGRAMMER


TABLE OF CONTENTS

Page	Title	Drawing Number	Page	Title	Drawing Number
1	Block Diagram	364038	12	Register - S & S'	364160
2	Main Control	360426	13	Storage Translators	360431
3	Main Timing	364156	14	Typical Storage Circuits	360442
4	Registers, F & F' & Translators	360449	15	Register - Tag 1, 2, & 3	360433
5	Function Translators	360427	16	Input/Output Control	360425
6	R & Q Inverters	360428	17	Interrupt	360434
7	Register - A'	364157	18	Buffer Controls	360447
8	Registers - A & O	360429	19	Registers - BFR, BXR, BER	360432
9	Registers - Z	364158	20	Control Console	360437
10	Registers - P & P'	360430	21	Power Supply - 8606A	364071
11	Register - PSR	364159	22	Cabling & AC - DC Dist.	360441


<u>Page</u>	<u>Title</u>
23	8092 Display
24	8092 Display
25	8092 Display
26	8092 Display

<u>Drawing No.</u>
47032300, sheet 1 of 4
47032300, sheet 2 of 4
47032300, sheet 3 of 4
47032300, sheet 4 of 4

SINGLE INVERTER - A single inverter inverts input signals so that a "1" input results in a "0" output and a "0" input results in a "1" output. Inputs to symbols are identified by arrowheads.




FLIP FLOP (FF) - The flip flop is a storage device with two stable states, designated "1" or Set, and "0" or Clear. It is composed of two inter-connected inverters; the logical symbol (figure A) is a square formed by the combination of the two single inverter symbols. By convention, "1" (or Set) inputs and outputs are shown with the upper part of the symbol and "0" (or Clear) inputs and outputs are shown with the lower part of the symbol. This diagrammatic convention simplifies the actual interconnection of the two inverters as shown in figure B.




CONTROL DELAY - A control delay consists of an H--- part, which receives the input, and a V--- or N--- part, which provides the output. The output is a clocked pulse which is delayed with respect to the input pulse by one phase time of the clock (0.2 microsecond). Conventions which apply to control delays are:

1. Clock pulse inputs to control delays are not shown on the diagrams and must be obtained from the equation file.
2. The logical number designation indicates the clock phase of the output signal. An odd number indicates an odd clock phase; an even number indicates an even clock phase.
3. The time scales shown on all sequence diagrams are in 0.2 microsecond (1 clock phase time) intervals.




CAPACITIVE DELAY - A capacitive delay is used in an AND configuration to delay the "1" input to a logic element. The capacitor is shown with the curved (negative) plate adjoining the AND symbol. A small box shows the equation file symbol assigned to that delay, the duration of the delay, and the coordinate jack and pin number where physical connection to the capacitor(s) is made.



SYMBOLICAL REPRESENTATION OF TYPICAL EQUATIONS


$$\begin{aligned}
 X504 &= V001 X503 & X505 &= V903 X502 \\
 31 \ 003A: 1554: 1593: & & 31 \ 003C: 1592: 1553 & \\
 \\
 X502 &= V903 X513 X500 + 1550 1551 V025 X500 \\
 32 \ 002A: X513: X505: & & & \\
 \\
 X503 &= 1580 + J007 V004 \\
 32 \ 002C: 1590: X504 & & &
 \end{aligned}$$




JACK ASSIGNMENTS - The jack assignments of the printed circuit cards associated with each logic symbol appear near the logical designation on the diagram. Jack assignments indicate the physical location of a printed circuit card.

Plug-in cards are designed with from one to four circuits, denoted by the letters A, B, C, or D. The omission of the circuit letter denotes a one circuit card. Two circuit inverter cards are labeled (top circuit, as card is viewed in the chassis connector) and C. Three circuit input (M---) and output (L---) amplifiers are labeled A, B, and C.

Single flip flop cards are not identified by circuit, but it is understood that the even-numbered inverter is associated with circuit A, the odd-numbered inverter with circuit C.





KEY TO SYMBOLS USED ON LOGIC DIAGRAMS




NOTE:
 1. — HEAVY LINES — DATA
 — LIGHT LINES — CONTROL


A 1583 11/11 REV. 10/11 DESIGNED BY DRAWN BY CHECKED BY APPROVED BY DATE	REFERENCE DRAWINGS		
	COMPONENTS (UNLESS OTHERWISE INDICATED)		
	RESISTORS	TOLERANCE	VALUE SIZE
	CAPACITORS		
TITLE		BLOCK DIAGRAM, TELEPROGRAMMER—MODEL 8092	
DRAWING NUMBER		364038	
PROJECT OR PRODUCT		I D P DIVISION	
DRAWING NUMBER		PAGE 1	
REV		A	




STORAGE SEQUENCE CONTROL (SSC)




TIMING CHAIN EXCURSION COUNTER (EK)





PRIMARY TIMING CONTROL



CLOCK







APPROVED: J.H. NIPP CHECKED: J.H. NIPP DRAWN: J.K. BECK DESIGNED: J.H. NIPP	REFERENCE DRAWINGS		
	COMPONENTS (UNLESS OTHERWISE INDICATED)		
	TOLERANCE	VALUE	SIZE
	RESISTORS		
	CAPACITORS		
	TITLE		
	LOGIC DIAGRAM, MAIN CONTROL		
	CONTROL DATA CORPORATION		
	I D P DIVISION		
	PROJECT OF PRODUCT		
	8092 TELEPROGRAMMER		
	DRAWING NUMBER		
360426			
REV			
DATE			
PAGE			
2			




REV. NO.	DATE	BY	CHKD	APP'D	REFERENCE DRAWINGS			
COMPONENTS (UNLESS OTHERWISE INDICATED)					PROJECT OR PRODUCT			
RESISTORS	TOLERANCE	VALUE	SIZE	8092 TELEPROGRAMMER				
CAPACITORS				DRAWING NUMBER				
TITLE				364156		REV. 1		
LOGIC DIAGRAM, MAIN TIMING				PAGE		3		





XXXX10X
 XXXXOX


REV. NO.		REV. DATE		REV. DATE		REV. DATE	
B	1585	10/22	10/22	10/22	10/22	10/22	10/22
APPROVED: W. P. GEE				CHECKED: J. H. NIPP			
DRAWN: J. K. BECK				DESIGNED: J. K. BECK			
DATE: 2/24/64				DATE: 2/24/64			
REFERENCE DRAWINGS							
COMPONENTS (UNLESS OTHERWISE INDICATED)							
RESISTORS	TOLERANCE	VALUE	SIZE				
CAPACITORS	TOLERANCE	VALUE	SIZE				
TITLE							
LOGIC DIAGRAM, REGISTERS, F & F' & TRANSLATORS							
CONTROL DATA CORPORATION						I D P DIVISION	
PROJECT OR PRODUCT						8092 TELEPROGRAMMER	
DRAWING NUMBER						REV	
360449						1	
SHEET						PAGE	
						4	



REVISIONS		APPROVED		CHECKED		DESIGNED	
REV.	DATE	BY	DATE	BY	DATE	BY	DATE
C	1963 2-5	JH	2/11/63	JH	2/11/63	JH	2/11/63
B	1963 2-5	JH	2/11/63	JH	2/11/63	JH	2/11/63
A	1963 2-5	JH	2/11/63	JH	2/11/63	JH	2/11/63

REFERENCE DRAWINGS		
COMPONENTS (UNLESS OTHERWISE INDICATED)		
TOLERANCE	VALUE	SIZE
RESISTORS		
CAPACITORS		

CONTROL DATA CORPORATION	
I D P DIVISION	
PROJECT OR PRODUCT	
8092 TELEPROGRAMMER	
DRAWING NUMBER	REV
360427	C
TITLE	
LOGIC DIAGRAM, FUNCTION TRANSLATORS	
SHT	PAGE
	5




SUBTRACT
 OUTPUTS → R = \bar{E}
 L → Q = A



ADD
 R = Z
 Q = A

REV. DATE DES. CHK. APPROVED REVISIONS APPROVED: W.B. [Signature] 2/24/64 CHECKED: J.H. NIPP 2/24/64 DRAWN: R.K. BECK 2/18/64	REFERENCE DRAWINGS		
	COMPONENTS (UNLESS OTHERWISE INDICATED)		
	RESISTORS	TOLERANCE	VALUE
	CAPACITORS		SIZE
TITLE LOGIC DIAGRAM, R AND Q INVERTERS			CONTROL DATA CORPORATION I D P DIVISION PRODUCT OR PRODUCT 8092 TELEPROGRAMMER DRAWING NUMBER 360428 REV 6

Satisfactory
 Sum = 1
 for Board
 for Stage Enable




REV. DATE. AUTH. DES. ENGR. CHG. APPROVED REVISIONS APPROVED: W.S. HAGE 2/12/64 CHECKED: J.H. NIPP 2/24/64 DRAWN: N.K. BECK 2/19/64 DESIGNED:	REFERENCE DRAWINGS		 CONTROL DATA CORPORATION I D P DIVISION 8092 TELEPROGRAMMER DRAWING NUMBER: 364157 REV: 7	
	COMPONENTS (UNLESS OTHERWISE INDICATED)			
	TOLERANCE	VALUE		SIZE
	RESISTORS			
CAPACITORS				
TITLE		LOGIC DIAGRAM, REGISTER - A'		





B 1585 2/15 A 1354 7/8 REV. DATE APPROVED W.B. M.C.E. J.H. NIPP N.K. BECK 2/26/64	REFERENCE DRAWINGS	 CONTROL DATA CORPORATION I D P DIVISION PROJECT OR PRODUCT 8092 TELEPROGRAMMER DRAWING NUMBER 360429 REV B
	COMPONENTS (SEE OTHER SHEETS INDICATED)	
	RESISTORS CAPACITORS	
	TOLERANCE VALUE SIZE	
LOGIC DIAGRAM REGISTERS - A AND O		REV B
TITLE		SHEET 8

SENSE AMPLIFIERS

- H01 Y200
- H02 Y210
- H03 Y220
- H04 Y230
- H05 Y240
- H06 Y250
- H07 Y260
- H08 Y270




APPROVED: <i>[Signature]</i> CHECKED: J. R. NIPP DRAWN: J. K. BECK DESIGNED:	REFERENCE DRAWINGS		CONTROL DATA CORPORATION I D P DIVISION PROJECT OR PROGRAM 8092 TELEPROGRAMMER DRAWING NUMBER 364158 REV. B	
	COMPONENTS (UNLESS OTHERWISE INDICATED)			
	TOLERANCE	VALUE		SIZE
	RESISTORS			
CAPACITORS				
TITLE			REV	
LOGIC DIAGRAM REGISTER-Z			364158 B	
DATE: 2/7/64 PAGE: 9			REV: B	



APPROVED: <i>W.B.H.</i> CHECKED: J.H.NIPP DRAWN: J.N.K. BECK DATE: 2/29/64		REFERENCE DRAWINGS _____ _____ _____		<p>CONTROL DATA CORPORATION I D P DIVISION</p>
PROJECT OR PRODUCT 8092 TELEPROGRAMMER		DRAWING NUMBER 360430		
TITLE LOGIC DIAGRAM REGISTERS - P AND P'		REV A		SHEET 10
COMPONENTS (UNLESS OTHERWISE INDICATED) RESISTORS: TOLERANCE VALUE SIZE CAPACITORS: _____		DRAWING NUMBER 360430		

P, P' STORAGE REGISTER





113
13
123

P2

P3




REFERENCE DRAWINGS _____ _____ _____		CONTROL DATA CORPORATION I D P DIVISION PROJECT OR PRODUCT 8092 TELEPROGRAMMER DRAWING NUMBER 364159 SHEET 11
COMPONENTS (UNLESS OTHERWISE INDICATED) RESISTORS TOLERANCE VALUE SIZE CAPACITORS _____		
TITLE LOGIC DIAGRAM REGISTER - PSR		REV A



Re-Run Cycle

APPROVED: <i>[Signature]</i> CHECKED: J.H. NIPP DRAWN: N.K. BECK DESIGNED:	REFERENCE DRAWINGS			CONTROL DATA CORPORATION I D P DIVISION PROJECT OR PRODUCT 8092 TELEPROGRAMMER DRAWING NUMBER 364160 REV A SHEET 12	
	COMPONENTS (UNLESS OTHERWISE INDICATED)				
	RESISTORS	TOLEANCE	VALUE		SIZE
	CAPACITORS				
TITLE LOGIC DIAGRAM REGISTERS - S AND S'					



INHIBIT DRIVERS



DIVERTE

HORIZONTAL

VERTICAL




DIVERT


TRANSLATORS

VERTICAL


HORIZONTAL



R/W DRIVE



VERTICAL DRIVERS




HORIZONTAL DRIVERS

REV		DATE		BY	
1		2/24/64			
2		2/24/64			
3		2/13/64			

REFERENCE DRAWINGS		
COMPONENTS (UNLESS OTHERWISE INDICATED)		
TOLERANCE	VALUE	SIZE
RESISTORS		
CAPACITORS		
TITLE		
LOGIC DIAGRAM STORAGE TRANSLATORS		


CONTROL DATA CORPORATION
I D P DIVISION
PROJECT OR PRODUCT
8092 TELEPROGRAMMER
DRAWING NUMBER
360431
REV
A
DATE

13



A 1585 3-3 REV. AUTH. DATE DESIGNED - DRAWN - J. H. NIPP CHECKED - J. H. NIPP APPROVED - W. P. MOE REV. DATE APPROVED	REVISIONS K. W. [Signature] [Signature]	REFERENCE DRAWINGS [Blank]	CONTROL DATA CORPORATION I D P DIVISION PROJECT OR PRODUCT 8092 TELEPROGRAMMER DRAWING NUMBER 360442 REV A
	COMPONENTS (UNLESS OTHERWISE INDICATED) TOLERANCE VALUE SIZE	[Blank]	
	RESISTORS CAPACITORS	[Blank]	
	TITLE SCHEMATIC DIAGRAM, TYPICAL STORAGE CIRCUITS	SHEET PAGE 14	


*Part of register
w/1 ground*




*CLEAR
1*


F25

TAG REGISTERS



REV. DATE		BY		APPROVED																	
A	1985	KCH	W/CL	W/CL	W/CL																
REV. DATE	REV. DATE	BY	BY	APPROVED	APPROVED																
APPROVED	DATE	CHECKED	DATE	DRAWN	DATE																
W/CL	2/21/64	J.H. NIPP	2/24/64	N.K. BECK	2/10/64																
<table border="1"> <thead> <tr> <th colspan="4">REFERENCE DRAWINGS</th> </tr> <tr> <th>NO.</th> <th>DESCRIPTION</th> <th>DATE</th> <th>BY</th> </tr> </thead> <tbody> <tr> <td> </td> <td> </td> <td> </td> <td> </td> </tr> </tbody> </table>						REFERENCE DRAWINGS				NO.	DESCRIPTION	DATE	BY								
REFERENCE DRAWINGS																					
NO.	DESCRIPTION	DATE	BY																		
<table border="1"> <thead> <tr> <th colspan="4">COMPONENTS (UNLESS OTHERWISE INDICATED)</th> </tr> <tr> <th>RESISTORS</th> <th>TOLERANCE</th> <th>VALUE</th> <th>SIZE</th> </tr> </thead> <tbody> <tr> <td> </td> <td> </td> <td> </td> <td> </td> </tr> <tr> <td> </td> <td> </td> <td> </td> <td> </td> </tr> </tbody> </table>						COMPONENTS (UNLESS OTHERWISE INDICATED)				RESISTORS	TOLERANCE	VALUE	SIZE								
COMPONENTS (UNLESS OTHERWISE INDICATED)																					
RESISTORS	TOLERANCE	VALUE	SIZE																		
<table border="1"> <thead> <tr> <th colspan="2">TITLE</th> <th>PROJECT OR PRODUCT</th> <th>REV</th> </tr> </thead> <tbody> <tr> <td colspan="2">LOGIC DIAGRAM, REGISTER-TAG 1,2,& 3</td> <td>8092 TELEPROGRAMMER</td> <td>A</td> </tr> </tbody> </table>						TITLE		PROJECT OR PRODUCT	REV	LOGIC DIAGRAM, REGISTER-TAG 1,2,& 3		8092 TELEPROGRAMMER	A								
TITLE		PROJECT OR PRODUCT	REV																		
LOGIC DIAGRAM, REGISTER-TAG 1,2,& 3		8092 TELEPROGRAMMER	A																		


CONTROL DATA CORPORATION
I D P DIVISION
 DRAWING NUMBER: **360433**
 REV: **A**
 SHEET: **15**




REV. NO.		DATE	BY	CHK.	APPROVED
C	1585	1/31/64	K.H.	J.P.	
B	1354	7/26/63	J.P.	J.P.	
A	1334	7/26/63	J.P.	J.P.	

APPROVED	W.E. M.C.	2/2/64
CHECKED	J.H. NIPP	2/26/64
DRAWN	N.K. BECK	1/31/64

REFERENCE DRAWINGS			
COMPONENTS (UNLESS OTHERWISE INDICATED)			
RESISTORS	TOLERANCE	VALUE	SIZE
CAPACITORS			

CONTROL DATA CORPORATION	
I D P DIVISION	
PROJECT OR PRODUCT	
8092 TELEPROGRAMMER	
DRAWING NUMBER	REV.
360434	5
SHEET	PAGE
	17



BUFFER REGISTERS TRANSMISSION CONTROL

REV.	DATE	BY	CHK.	APPROVED
F	1983 2-5	KH
E	505 6-5
D	1470 11-9
C	1457 8-4
B	1411 1-4
A	1334 7-24


REFERENCE DRAWINGS		
COMPONENTS (UNLESS OTHERWISE INDICATED)		
TOLERANCE	VALUE	SIZE
RESISTORS		
CAPACITORS		
TITLE		
LOGIC DIAGRAM		
BUFFER CONTROLS		

CONTROL DATA CORPORATION
I D P DIVISION


PROJECT OR PRODUCT
8092 TELEPROGRAMMER

DRAWING NUMBER
360447

REV. **18**




BUFFER DATA REGISTER (BFR)



BUFFER EXIT REGISTER (BXR)


BUFFER ENTRANCE REGISTER (BER)

APPROVED: <i>[Signature]</i> DESIGNED: J. H. RUPP DRAWN: F. K. BECK CHECKED: <i>[Signature]</i> DATE: 1/20/64	REFERENCE DRAWINGS		CONTROL DATA CORPORATION I D P DIVISION PRODUCT OR PROJECT 8092 TELEPROGRAMMER DRAWING NUMBER 360432 SHEET 19	
	COMPONENTS (UNLESS OTHERWISE INDICATED)			
	TOLERANCE	VALUE		SIZE
	RESISTORS			
CAPACITORS				
TITLE			REV	
LOGIC DIAGRAM			A	
REGISTERS-BFR, BXR, BER				



NOTE:
KEY LOCK SWITCH (KLS)
IS SHOWN IN NON-LOCK
RUN POSITION. KLS IS
ALSO SHOWN AS VIEWED
FROM FRONT OF PANEL.


□ TYPICAL LAMP DRIVER
& LAMP ASSEMBLY
↑ INPUT TO DRIVER ONLY,
NO DIODE




REV.	DATE	BY	CHKD.	APP'D.	REVISIONS
D	1985-05	K.H.	J.S.	J.P.	1. INITIAL DESIGN
C	1985-04	J.P.	J.S.	J.P.	2. REVISED FOR MANUFACTURE
B	1985-03	J.P.	J.S.	J.P.	3. REVISED FOR MANUFACTURE
A	1985-02	J.P.	J.S.	J.P.	4. REVISED FOR MANUFACTURE







REFERENCE DRAWINGS			
COMPONENTS (UNLESS OTHERWISE INDICATED)			
RESISTORS	TOLERANCE	VALUE	SIZE
CAPACITORS			
TITLE			
SCHEMATIC DIAGRAM, CONTROL CONSOLE			

CONTROL DATA CORPORATION
I D P DIVISION
PROJECT OR PRODUCT
8092 TELEPROGRAMMER
DRAWING NUMBER
360437
REV
D
SHEET
PAGE
20



INT. REV. DATE DES. BY: ENG. APPROVED EXTENSIONS 11/28/62 DESIGNED BY: J. J. [Signature] CHECKED BY: [Signature]	REFERENCE DRAWINGS		
	COMPONENTS UNLESS OTHERWISE INDICATED		
	RESISTORS	TOLEANCE	VALUE
	CAPACITORS		SIZE
TITLE			DRAWING NUMBER
SCHEMATIC, POWER SUPPLY- MODEL 8606-A			364071
			REV
			21






APPROVED: 1/11/2011		REV. DATE: 3/4/84	
DESIGNED: J. N. BECK		DRAWN: J. N. BECK	
TITLE: CABLING & AC-DC DIST		PAGE: 22	
REFERENCE DRAWINGS			
COMPONENTS (UNLESS OTHERWISE INDICATED)			
RESISTORS	TOLERANCE	VALUE	SIZE
CAPACITORS			
DRAWING NUMBER: 8092 TELEPROGRAMMER			REV: A
TITLE: CABLING & AC-DC DIST			PAGE: 22

CONTROL DATA CORPORATION
I D P DIVISION
PROJECT DE PRODUCT
8092 TELEPROGRAMMER
DRAWING NUMBER
360441
REV A
PAGE 22

REVISIONS						
REV.	ECO.	ZONE	DESCRIPTION	DRFT.	DATE	APP.
A	-	-	RELEASED	-	11-13-64	WAM
B	2232		REVISED PER ECO	RAH	11-15-64	FES




2. DOTTED LINES SHOW CONNECTIONS WITHIN A CONNECTOR OR COMPONENT.

1. KEY LOCK SWITCH KLS IS SHOWN IN NON-LOCK RUN POSITION. KLS IS ALSO SHOWN AS VIEWED FROM FRONT OF PANEL.

NOTES:

UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ON FRACTIONS: DECIMALS: ANGLES: * * *		CONTROL DATA CORPORATION		TITLE	
DO NOT SCALE DRAWING		CEDAR ENGINEERING DIVISION DIGITAL ENGINEERING DEPARTMENT BIRMINGHAM, ALABAMA		SCHEMATIC DIAGRAM 8092 DISPLAY	
MATERIAL	PRODUCT	8092 DISPLAY	SIZE	DRAWING NO.	REV
	DRAWN	<i>P. Bl...</i>	C	47032300	B
	CHECKED	<i>J. Bl...</i>			
	ENGINEER	<i>J. Bl...</i>			
	APPROVED				
FINISH			SCALE	SHEET	1 OF 4



"P" REGISTER


TAG REGISTER

47032300

B.


FROM	REQD.	PART NO.	DESCRIPTION	MATL.	MATL. SPEC.	NEXT ASSY.	USED ON	QTY. REQD.
			LIST OF MATERIAL			APPLICATION		
UNLESS OTHERWISE SPECIFIED			DRAWN BY			NAME		
DIMENSIONS ARE IN INCHES AND TOLERANCES ARE:			CHECKED			SCHEMATIC DIAGRAM 8092 DISPLAY		
FRACTIONS: ±1/64			ENGR.					
DECIMALS: (0.00)±0.01			PROG.					
(0.000)±0.000			FINISH					
BREAK ALL EDGES AND SHARP CORNERS 0.125 IN.			DATE			CONTROL DATA CORP. CEDA ENGINEERING DIVISION <small>4000 WEST 90TH ST. INDIANAPOLIS 16, INDIANA</small>		
DIMENSIONS APPLY AFTER PLATING OR HEAT TREAT.			BY					
SHOWS NO LOOSE SURFS PERMITTED. TIGHT PLUGS PERMITTED IF THEY CANNOT BE DETECTED BY NORMAL VISION OR TOUCH.			BY			47032300 SHEET 2 of 4		
SURFACE FINISH: V ALL INSIDE SURFACES V ALL OUTSIDE SURFACES			BY					

REVISONS						
REV.	ECO.	ZONE	DESCRIPTION	DFT.	DATE	CHK'D APPD.



UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ON FRACTIONS: DECIMALS: ANGLES: * ± *		CONTROL DATA		TITLE SCHEMATIC DIAGRAM 8092 DISPLAY	
DO NOT SCALE DRAWING		CEDAR ENGINEERING DIVISION DIGITAL ENGINEERING DEPARTMENT MILWAUKEE, WISCONSIN		DRAWING NO. 47032300	
MATERIAL	PRODUCT 8092 DISPLAY	SIZE C	ENGINEER	REV B	DATE
FINISH	DRAWN	CHECKED	APPROVED	SCALE	SHEET 3 OF 4

REV.	CDR.	ZONE	DESCRIPTION	DRFT.	DATE	CHK'D	APPD.



"Z" REGISTER

LEGENDS

UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ON FRACTIONS: DECIMALS: ANGLES: * * *		CONTROL DATA CORPORATION CEDAR ENGINEERING DIVISION DIGITAL ENGINEERING DEPARTMENT BURLINGTON, MASSACHUSETTS	TITLE SCHEMATIC DIAGRAM 8092 DISPLAY	
DO NOT SCALE DRAWING			PRODUCT 8092 DISPLAY	SIZE C
MATERIAL	DRAWN	CHECKED	ENGINEER	APPROVED
FINISH	SCALE	SHEET 4 OF 4		REV B