

TITLE	SIZE	CODE	NUMBER	REV
KW11 K (DUAL PROGRAMMABLE REAL TIME CLOCK)	B	DD	KW11-K	
SHEET 2 OF 3				

CUSTOMER PRINT SET		ELECTRO/MECHANICAL					CUSTOMER PRINT SET						
MFG. SET	FWD NO.	DRAWING NO.	REV	NO OF SHT	DESCRIPTION	OPTION NO./FILE DATE	MFG. SET	FWD NO.	DRAWING NO.	REV	NO OF SHT	DESCRIPTION	OPTION NO./FILE DATE
	1	MP00048			KW11-K PRINT SET								
		B-TC-KW11-K-1	#	1	FIELD MAINTENANCE PRINT SET								
		A-PL-KW11-K-0	#	1	KW11-K (P.L.)								
		A-PL-KW11-K-4	#	1	KW11-K SHIPPING LIST								
		A-SP-KW11-K-2	#	3	KW11-K SYSTEM CHECKOUT & ACCEPTANCE PROCEDURE								
		A-SP-KW11-K-3	#	20	KW11-K SPECIFICATION								
		A-SP-KW11-K-6	#	10	KW11-K OPTION CHECKOUT & ACCEPTANCE PROCEDURE								
		B-DD-AR11-TA	#	2	AR11 BURN IN TESTER								
		B-DD-AR11-TB	#	2	AR11 ANALOG TESTER								
		B-DD-M7025-TA	#	2	SCHMITT TRIGGER TESTER								
		A-SP-KW11-K-5	#	7	CIRCUIT DESCRIPTION M7025								
	2	B-DD-M7025-0	#	2	DUAL PROGRAMMABLE REAL TIME CLOCK (D.D.) ACCEPTANCE PROC.								
	3	C-IA-5408780-0-0	#	1	PRIORITY JUMPER LEVEL #6								
		B-CS-5408780-0+1	#	1	PRIORITY JUMPER LEVEL #6 (CS)								
		K-CO-5408780-0-4	#	1	X-Y COORDINATE HOLE LOCATION								
		C-AH-5408780-0-5	#	1	ASSY/DRILLING HOLE LAYOUT								
		B-MH-5408780-0-8	#	1	MODULE ECO HISTORY								

CUSTOMER PRINT SET CODES  
X = PRINT OF DOCUMENT INCLUDED IN PRINT SET  
C = INCLUDES ALL PRINTS INDICATED ON DOCUMENT  
S = CONFIDENTIAL AUTHORIZED SIGNATURE REQUIRED

TITLE  
KW11-K (DUAL PROGRAMMABLE REAL TIME CLOCK)  
SIZE CODE: B DD  
NUMBER: KW11-K  
REV: SHEET 3 OF 3





This drawing and specifications, herein, are the property of Digital Equipment Corporation and shall not be reproduced or copied in whole or in part as the basis for the manufacture of any items without written permission. COPYRIGHT © 1975

**DIGITAL EQUIPMENT CORPORATION**  
MAYNARD, MASSACHUSETTS

DATE 8-MAR-76

**ENGINEERING SPECIFICATION**

TITLE M7025 CIRCUIT DESCRIPTION

REV	DESCRIPTION	REVISIONS		
		CHG NO	ORIG	DATE

APPD BY DATE

**ENGINEERING SPECIFICATION**

TITLE M7025 CIRCUIT DESCRIPTION

The M7025 module is used in the KW11-K option, a dual programmable real time clock. The M7025 is a hex multi-layer module consisting of a Unibus interface, a 16-bit programmable clock with mode and rate controls, an 8-bit programmable clock with rate control, and oscillator with dividers.

The circuits to be described are referenced to prints D-CS-M7025-Ø-1, which consist of 10 sheets. Each sheet has a name description and an alpha-numeric identification (DI-D10). All signals are source prefixed with the alpha-numeric identification. For example, signal D1 LD STAT A 111 (load A status register high byte) is generated on sheet D1 which is titled Address Selection.

It is assumed that the reader is familiar with Unibus operation and is familiar with interpreting circuit schematics of logic and circuits so that detailed description is not necessary. The description given here is to familiarize the user with the M7025 circuits enough to identify a portion needing attention. It is recommended that the user read the KW11-K manual (EK-KW11K-OP-001). There are two programmable clocks on the KW11-K designated as Clock A and Clock B. The 16-bit clock is Clock A and the 8-bit clock is Clock B. Signal designation will contain the lettering A or B to signify which clock is involved.

The Unibus interface consist of the device address decoding, interrupt logic and arbitration, and the Unibus signal receivers and drivers. On sheet D1 the bus address lines are received and gated with BUS MSYN (master sync) to decode D1 DEVICE H.

ENG *James Anderson* 8 mar 76 APPD *James Anderson* 7 Mar 76  
DEC 16 (REV) 1079 N370 SHT 1 OF 7  
DRA 107

DEC FORM NO DEC 16-(1981)-1022-N370  
DRA 108  
SIZE CODE A SP  
NUMBER KW11-K-5  
REV  
SHEET 2 OF 7

**ENGINEERING SPECIFICATION**

TITLE M7025 CIRCUIT DESCRIPTION

Address lines A5 through A12 are X-OR'ed with switches. This gives the capability of changing the base device address to avoid address conflicts with other options or KW11-K's. There are two flip-flops at the top center of D1. They are used to synchronize the processor to the KW11-K. At TPØ (reference figure 1 timing diagram) D1 DEV ENABLE will set if D1 DEVICE is true. D1 DEV ENABLE is gated with D1 DATA IN and D1 DATA OUT (decoded from the Unibus C lines) which are used to enable the read register decoder (E69) or the load register decoder (E67). At TP1 DEV ENB 2 sets which produces BUS SSYN if D1 NOP1 through D1 NOP 4 are not selected. The NOP's are used to prevent interaction with the AD11-K option device address. The address lines A01 to A04 are decoded (E67 and E69) for a particular register. A0 and the "C" lines are decoded with the status register for byte operations. The interrupt logic and arbitration is located on sheet D2. Clock A and Clock B have their separate interrupt circuits and arbitration. However, Clock A takes priority over Clock B if interrupts occur simultaneously. In the upper left of sheet D2 is the interrupt for Clock A. If an overflow or Mode flag occurs with the A Interrupt Enable Set, or if a STP1 (Schmitt Trigger1) occurs with the ST1 Interrupt Enable Set, or if Data Bus bit 10 and load Status Register occurs, the D2 A INTR FLOP will set. This will cause a Bus Request out of the 8647 (E98), interrupt arbitrator. Since it is this device that is requesting the interrupt, the 8647 will not pass the Bus Grant (D1 BG IN).

DEC FORM NO DEC 16-(1981)-1022-N370  
DRA 108  
SIZE CODE A SP  
NUMBER KW11-K-5  
REV  
SHEET 3 OF 7

**ENGINEERING SPECIFICATION**

TITLE M7025 CIRCUIT DESCRIPTION

When Bus Grant occurs a Bus sack is sent and D2 BBSY (A Bus Busy) is set. The Bus Request is taken off the Unibus and BUS INTR and the vector lines are put onto the Unibus. The vector address is switch selectable to avoid conflicts with other devices and is decoded with D2 B BBSY to decode a clock A or Clock B vector address. Since this interrupt is Clock A D2 B BBSY, is not true sending a logical zero for vector address line D04. When the CP accepts the vector address, it sends a BUS SSYN (Slave Sync) which clears the D2 A INTR flop and D2 A BBSY.

In the upper right of sheet D2 is the interrupt for Clock B. D2 B INTR sets if a B Overflow occurs with the B clock interrupt enable is set if data Bit BD09 is true and a load B Status Register HI occurs. The interrupt operates in the same manner as Clock A interrupt. Here vector line D04 is sent a logical one to signify it's a clock B interrupt.

The Bus Data line receivers and drivers are on sheet D3 and D4. The registers which are readable are multiplexed and driven onto the Unibus by the 8838 (or 8641). The receiving of the Data Bus is also done by the 8838.

The Clock A Counter, Preset Buffer and Status register are located on sheet D7. The A Counter register is made up of 74193 cascading binary counters. D7 A Overflow (located at the top center) is true when the A Counter is all ones and count up pulse is present. The A Overflow is delayed and renamed D7 A Reload (located at the top right). This is used to re-clock the buffer data into the A Counter in modes Ø and 1. The A Buffer is made up of 74193 binary counters.

DEC FORM NO DEC 16-(1981)-1022-N370  
DRA 108  
SIZE CODE A SP  
NUMBER KW11-K-5  
REV  
SHEET 4 OF 7

**ENGINEERING SPECIFICATION**

CONTINUATION SHEET

TITLE M7025 CIRCUIT DESCRIPTION

The count-down input is used to increment (2's complement-decrement) the A Buffer data in Auto Increment Mode. Data to the A Buffer can be from the A Counter or the Buffered Data Bus. The A Buffer data is multiplexed by 74153, two to one line multiplexers.

The B Clock Counter, Preset Buffer and Status registers are located on sheet D8. The B Counter is made up of 74193 binary counters. The Overflow from the counter is used to reload the counter with the data in the B Buffer is from the buffered data bus.

A 20 MHz oscillator is used to generate timing pulses and various other frequencies that are a multiple of 20 MHz. The 20 MHz oscillator is located on the lower left of sheet D5, 74S124. It is divided by 74190 BCD counters) to 1 MHz, 100KHZ, 10KHZ, and 100HZ. These frequencies are decoded by a 74157 (multiplexer) to one frequency which is used to increment Clock A Counter. Clock B frequency dividers and multiplexer are located on sheet D9.

The four Schmitt Triggers are located on sheet 9. Three of the Schmitt Triggers inputs have threshold control and slope control. The fourth Schmitt Trigger is used for line frequency (location E7). The outputs of Schmitt Triggers One, two and the line frequency are synchronized to the timing pulses produced on sheet D5. Refer to the timing chart in figure 1 for timing relationship. The resistor/diode network on the input of ST1, ST2 and ST3, is for protection and converting the input to 0 to +4V. The LM339 (E10) inputs cannot exceed +4V.

SIZE CODE A SP NUMBER KW11-K-5 REV

DEC FORM 3 (10-1981) (09) (4) SHEET 5 OF 7

**ENGINEERING SPECIFICATION**

CONTINUATION SHEET

TITLE M7025 CIRCUIT DESCRIPTION

When the + input exceeds the - input, the output of the LM339 will go to +4V. When the + input becomes LESS than the - input, the output of the LM339 will go to 0V. The 1MΩ feedback resistor is for hysteresis. When the output of the LM339 is positive, 50 mV is fed back into the input. This is an effective 4V hysteresis at the resistor/diode network input.

SIZE CODE A SP NUMBER KW11-K-5 REV

DEC FORM NO EN-01025(16-370)(081) SHEET 6 OF 7

**ENGINEERING SPECIFICATION**

CONTINUATION SHEET

TITLE M7025 CIRCUIT DESCRIPTION




FIGURE 1 : TIMING DIAGRAM

SIZE CODE A SP NUMBER KW11-K-5 REV


DEC FORM NO DEC 16-(381)-1022-N370 SHEET 7 OF 7





"THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1975 DIGITAL EQUIPMENT CORPORATION"

NOTE:  
 3. VECTOR SWITCH SETTINGS:  
 ON FOR A LOGIC "1"  
 OFF FOR A LOGIC "0"  
 6. REMOVE W1 IN 11/15 & 11/20 WITHOUT KW11 OPTION




INTERUPT CONTROL			
DRN. <i>Wilson</i>	DATE <i>02/75</i>	FIRST USED ON	<i>KW11-K</i>
ENGR. <i>Wilson</i>	DATE <i>02/75</i>	TITLE	<b>DUAL PROGRAMMABLE REAL TIME CLK D2</b>
PROJ. ENGR. <i>Wilson</i>	DATE <i>02/75</i>	SCALE	NCNE
PROD. <i>Wilson</i>	DATE <i>02/75</i>	SIZE	D
NEXT HIGHER ASSY.		NUMBER	M7025-0-1
B-DD-M7025-0		REV.	A
SCALE NCNE		DIST.	
SHEET 2 OF 10			

REV.	CHG.	NO.

DEC FORM NO. 100 1980

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1975, DIGITAL EQUIPMENT CORPORATION




DATA BUS (00-07)

DRN: <i>Wilson 10/29/75</i>	FIRST USED ON: KWH-K	digital
CHK'D: <i>[Signature]</i>		
ENG: <i>[Signature]</i>	TITLE: DUAL PROGRAMMABLE REAL TIME CLK	D3
PROJ. ENG: <i>[Signature]</i>		
NEXT HIGHER ASSY:	SIZE CODE: D	NUMBER: A
B-10-M7025-0	SCALE: 1	
SHEET 3 OF 10	DIST.:	

REV.	
CHG.	
CHG.	
CHG.	

"THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1973, DIGITAL EQUIPMENT CORPORATION"

1-0-9202W 2



REV.	
CHG	
CHG	
CHG	
CHG	

DATA BUS (08-15)


DESIGNED BY	10/24/73	FIRST USED ON	KW11-PK
CHK'D BY		TITLE	DUAL PROGRAMMABLE REAL TIME CLK
ENGR'D BY		PROJ ENGR	
PROD ENGR		NEXT HIGHER ASSY.	D4
SCALE	NONE	SIZE CODE	D
SHEET	4 OF 13	NUMBER	CS M7025-0-1
		REV.	A

REV. A  
NUMBER  
CS M7025-0-1



THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF CAPITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1975, DIGITAL EQUIPMENT CORPORATION

1-0-5202WS 2




E CLOCK TIMING

DRN: <i>W. Williams</i>	FIRST USED ON: KW11-K	REV: <i>000000</i>
CHKD: <i>W. Williams</i>	TITLE: DUAL PROGRAMMABLE REAL TIME CLK	D6
ENG: <i>W. Williams</i>	SCALE: NONE	REV: A
PROJ. ENGR: <i>W. Williams</i>	SIZE: NONE	NUMBER: DCS M7025-0-1
PROD. <i>W. Williams</i>	SHEET: 6 OF 10	DIST.:

REV. A  
DCS M7025-0-1

REV. A  
D6

DEC FORM 94  
ORD NO. 9



THE DIMENSIONS AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF BENTON ELECTRONIC CORPORATION AND SHALL BE KEPT IN CONFIDENCE OR USED IN WHOLE OR IN PART AS A BASIS FOR THE MANUFACTURE OR SALE OF OTHER EQUIPMENT WITHOUT PERMISSION OF BENTON ELECTRONIC CORPORATION.

NOTE: 4. REMOVE W2 FOR LPS11 COMPATIBILITY

REV.	
CHG.	
CHK.	
REV.	
CHG.	
CHK.	
REV.	

DRN. <i>W. Williams</i> 12/27/72	FIRST USED ON	KW11-K
CHKD. <i>J. Williams</i> 12/27/72	TITLE	
ENG. <i>W. Williams</i> 12/27/72	DUAL PROGRAMMABLE REAL TIME CLK D7	
PROJ. ENGR. <i>W. Williams</i> 12/27/72	SIZE CODE	NUMBER
PROD. <i>W. Williams</i> 12/27/72	D	CSM7025-0-1
NEXT HIGHER ASSY.	SCALE	NONE
B-DD-M7025-0	SHEET	7 OF 10
DIST.		


"THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1975, DIGITAL EQUIPMENT CORPORATION"

1-0-9202WSD 2

8 7 6 5 4 3 2 1

D  
C  
B  
A

D  
C  
B  
A



REV.	
CHANGE NO.	
CHK	

B' BUFF + CNT + STAT	
DRN. <i>E. Wilson</i> 11/3/75	FIRST USED ON <i>KWIK</i>
CHK. <i>...</i>	
ENG. <i>...</i>	TITLE <b>DUAL PROGRAMMABLE REAL TIME CLK D8</b>
PROJ. ENG. <i>...</i>	SIZE CODE <b>D CS M7025-0-1</b>
PROD. <i>...</i>	NUMBER <b>REV. A</b>
NEXT HIGHER ASSY.	
<b>E-DD-M7025-0</b>	SCALE <b>NCNE</b>
SHEET <b>8</b> OF <b>10</b>	DIST.

DEC FORM NO. D80 108-D


8 7 6 5 4 3 2 1





THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1975, DIGITAL EQUIPMENT CORPORATION

REV. A  
 DCSM7025-0-1  
 NUMBER 2



CABLING

DRM <i>E. Wilson</i>	11/8/75	FIRST USED ON	<i>SW11-K</i>
CHK'D <i>[Signature]</i>	11/10/75	TITLE	DUAL PROGRAMABLE REAL TIME CLK
ENG <i>[Signature]</i>	22 Jan 76	SCALE	NONE
PROJ. ENG. <i>[Signature]</i>	22 Jan 76	SIZE	D
PROD. <i>[Signature]</i>	21 Jan 76	CODE	CSM7025-0-1
NEXT HIGHER ASSY.		NUMBER	1
B-DD-M7025-0		REV.	A
SHEET 10 OF 10		DIST.	

REV. A  
 NUMBER 2  
 DCSM7025-0-1

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION.  
COPYRIGHT © 1975 DIGITAL EQUIPMENT CORPORATION

**NOTES:**

- FOR DRAWING DIRECTORY, REFER TO: 8-DD-M7025-B
- WIRE ADD #27 IS TO BE INSTALLED AFTER GR MODULE TEST. ADD WIRE FROM E1(7) TO E3(11).

**ETCH CUTS SIDE #1 AS SHOWN**

- CUT ETCH AT E97(8)
  - CUT ETCH AT PTH ABOVE E18(8)
  - CUT ETCH FROM S2(9)
  - CUT ETCH AT PTH TO LEFT OF E78(5/6)
  - CUT ETCH AT E7E(14)
- ETCH CUTS SIDE #2 AS SHOWN**
- CUT ETCH AT PTH TO RIGHT OF E24(1 & 2)
  - CUT ETCH AT PTH FROM E22(4)
  - CUT ETCH AT E22(2)
  - CUT ETCH AT PTH BETWEEN E22(6 & 11)
  - CUT ETCH AT E22(7)
  - CUT ETCH AT E97(9)
  - CUT ETCH AT PTH FROM E87(8)
  - CUT ETCH FROM E79(13)

- CUT ETCH AT PTH ABOVE FINGER ERI.
- CUT ETCH BETWEEN (2) AND (12) E100.
- CUT ETCH E92(14).
- CUT ETCH NEXT TO E98(2).
- CUT ETCH AT E1(7).

- CUT ETCH TO RIGHT OF S2(9)
- CUT ETCH BELOW & TO LEFT OF S2(11)
- CUT ETCH BOTH SIDES OF E100(12)
- CUT ETCH AT E92(15).
- CUT ETCH AT E98(15).

**WIRE ADDS SIDE #1 AS SHOWN**

- ADD WIRE FROM E103(1) (SPARE LOCATION) TO E98(6)
- ADD WIRE FROM E91(11) TO PTH TO RIGHT OF E97(14)
- ADD WIRE FROM PTH TO RIGHT OF E97(14) TO E97(9)
- ADD WIRE FROM E87(1) TO E97(9)
- ADD WIRE FROM PTH TO LEFT OF E24(1 & 2) TO PTH ABOVE E18(8)
- ADD WIRE FROM PTH TO LEFT OF E24(1 & 2) TO E22(2)
- ADD WIRE FROM E22(1) TO E22(8)
- ADD WIRE FROM E22(6) TO C2 (LOWER LEAD)
- ADD WIRE FROM E22(7) TO R22 (LOWER LEAD)
- ADD WIRE FROM E22(13) TO SECOND PTH ABOVE AND TO LEFT OF E22(1)
- ADD WIRE FROM R2 (LOWER LEAD) TO E79(12)
- ADD WIRE FROM E79(12) TO E75(13)
- ADD WIRE FROM PTH BELOW & TO RIGHT OF S2(1) TO E78(11)
- ADD WIRE FROM PTH BELOW & TO LEFT OF C36 TO E66(12)
- ADD WIRE FROM PTH TO LEFT OF E78(5/6) TO E66(11)
- ADD WIRE FROM E66(13) TO PTH TO LEFT OF E67(1)
- ADD WIRE FROM E10C(2) TO E29(14)
- ADD WIRE FROM E10C(12) TO E62(13)
- ADD WIRE FROM PTH TO RIGHT OF E102(12) TO PTH BETWEEN R9 & R1C

- ADD WIRE FROM E65(2) TO E62(11)
- ADD WIRE FROM E62(12) TO PTH ABOVE E75(1)
- ADD WIRE FROM E93(6) TO E92(14)
- ADD WIRE FROM E93(9) TO E98(11)
- ADD WIRE FROM E93(15) TO E98(14)
- ADD WIRE FROM E98(15) TO PTH UNDER C52.
- ADD WIRE FROM E92(15) TO PTH UNDER C52.
- SEE NOTE #2.

**COMPONENT ADDS SIDE #1 AS SHOWN**

- ADD RESISTOR (R69) BETWEEN SPARE LOCATION E1C3(1 & 16)

DEC 8647	8	16
DEC 2501-00	14	1
DEC 8838	8	16
DEC 8837	8	16
DEC 8640	1	8
DEC 745124	8	16
DEC 75453	4	8
DEC 74193	8	16
DEC 74190	8	16
DEC 74175	8	16
DEC 74157	8	16
DEC 74155	8	16
DEC 74153	8	16
DEC 74151	8	16
DEC 74123	8	16
LM 339	12	3
IC TYPE	GND	+5V

GND AND 5V ARE USUALLY PIN 7 AND 14 RESPECTIVELY EXCEPTIONS ARE STATED ABOVE

IC PIN LOCATIONS

QTY	REF. DESIGNATION	DESCRIPTION	PART NO.	ITEM NO.	QTY	REF. DESIGNATION	DESCRIPTION	PART NO.	ITEM NO.
2	E71, E90	I.C. DEC 7408	1910155	50	1		ETCHED CIRCUIT BOARD	5011007	1
3	E77, E78, E88	I.C. DEC 8837	1911116	51	2	C1, C2	CAP. 10pf 100V 5%	1000000	2
3	E73, E79, E84	I.C. DEC R242	1909712	52	10	C3, C4, C6, C7, C47 THRU C52	CAP. 15uf 20V 10%	1004012	3
5	E74, E92, E91, E95, E100	I.C. DEC 7402	1909004	53	1	C5	CAP. .01uf 100V 20%	1001010-01	4
1	E78	I.C. DEC 7410	1905578	54	39	C8 THRU C46	CAP. .22uf 50V	1010274	5
3	E81, E93, E102	I.C. DEC 7404	1909886	55	3	D1, D2, D3	DIODE D672	1105275	6
2	E92, E98	I.C. DEC UNIBUS INTERRUPT CHIP(8647)	1912083	56	2	D4, D5	DIODE ARRAY DEC 2501-00	1910010-00	7
2	W1, W2	JUMPER, #22 AWG (INSULATED)	9009185	57	8	F1 THRU F8	250MA PICO FUSE	1210929-04	8
10		SPLIT LUGS	9006735	58	1	J1	40 PIN BERG CONNECTOR	1209941-02	9
2	J2, J3	OFFSET FASTON TAB	9007112	59	1		LATCH, R.H. FOR BERG CONN.	1209941-04	10
2		EYELET (FOR FASTON)	9007827	60	1		LATCH, L.H. FOR BERG CONN.	1209941-03	11
12		EYELET (HANDLE)	9006732	61	1	S1	SWITCH PACK (10 PIN)	1211164-01	12
1		HANDLE ASSY.	1210711-02	62	1	S2	SWITCH PACK (20 PIN)	1211164-06	13
1	E60	PRIORITY JUMPER LEVEL #6	540R780	63	16	R2 THRU R11, R17, R32, R41, R48, R57	RES. 10K 5% 1/4W	1300479	14
1	(S1)	SWITCH COVER	1211284-01	64	10	R12 THRU R16, R31, R37, R45, R53, R1	RES. 1K 5% 1/4W	1300365	15
1	(S2)	SWITCH COVER	1211284-06	65	3	R18, R20, R69	RES. 180 5% 1/4W	1301322	16
AIR		WIRE #30 AWG GRN	9105740-55	66	1	R19	RES. 390 5% 1/4W	1300309	17
					2	R21, R22	RES. 5.6K 5% 1/4W	1301874	18
					3	R24, R33, R49	RES. 100K 5% 1/4W	1302466	19
					3	R25, R34, R50	RES. 2K 5% 1/4W	1302388	20
					6	R26, R29, R35, R51, R55, R39	RES. 33K 10% 1/4W	1300510	21
					4	R27, R36, R44, R52	RES. 1M 5% 1/4W	1309595	22
					7	R28, R30, R38, R40, R43, R54, R56	RES. 15K 5% 1/4W	1300496	23
					1	R46	RES. 20K 5% 1/4W	1302391	24
					1	R47	RES. 62K 5% 1/4W	1304840	25
					7	R58 THRU R64	RES. 220 5% 1/4W	1300271	26
					3	R65, R67, R68	RES. 47 1% 1/4W (FUSIBLE)	1310991-02	27
					2	R42, R66	RES. 4.7K 5% 1/4W	1300447	28
					1	Y1	CRYSTAL 20MHZ	1909880	29
					1	E1	I.C. DEC 74S124	1911911	30
					10	E2, E4, E5, E7, E9, E49, E53, E59, E65, E97	I.C. DEC 74190	1910095	31
					2	E3, E87	I.C. DEC 74S74	1910544	32
					1	E6	I.C. DEC 7496	1910011	33
					3	E8, E87, E69	I.C. DEC 74155	1910556	34
					1	E10	I.C. DEC LM339N	1912108	35
					10	E11, E14, E15, E20, E30, E39, E44, E49, E50, E52	I.C. DEC 74193	1910018	36
					4	E12, E16, E21, E32	I.C. DEC 74153	1909937	37
					10	E13, E27, E34, E36, E40, E42, E45, E47, E51, E59	I.C. DEC 74151	1909936	38
					4	E17, E19, E23, E24	I.C. DEC 75453	1911036	39
					4	E19, E26, E39, E45	I.C. DEC 74157	1910655	40
					1	E22	I.C. DEC 74123	1910436	41
					4	E25, E31, E37, E43	I.C. DEC 8839	1911117	42
					8	E28, E29, E33, E35, E41, E64	I.C. DEC 74175	1910651	43
					3	E54, E55, E96	I.C. DEC 8891	1909705	44
					8	E56, E61, E62, E75, E93, E88, E99, E101	I.C. DEC 7474	1905547	45
					8	E57, E69, E70, E77, E90, E85, E99, E94	I.C. DEC 7400	1905575	46
					1	E42	I.C. SOCKET, 16 PIN (PRIORITY JUMPER)	1209939	47
					1	E63	I.C. DEC 7440	1905579	48
					1	E66	I.C. DEC 9640	1911489	49

**REVISIONS**

CHK	CHANGE NO.	REV.

**PARTS LIST**

DEC NO.	EIA NO.	DEC NO.	EIA NO.

**SEMICONDUCTOR CONVERSION CHART**


**ETCH BOARD REV.**

**DRN.** S. Wilson DATE 11/13/75  
**CHKD.** J. P. ... DATE 11/22/75  
**ENG.** ... DATE 11/22/75  
**PRCL. ENG.** ... DATE 11/22/75  
**PROD.** ... DATE 11/22/75

**TITLE**  
 DUAL PROGRAMMABLE REAL TIME CLK

**SIZE CODE** DUAL M7025-0-0  
**NUMBER** 1  
**REV.** A

**digital**



NOTES:

\_\_\_\_\_

\_\_\_\_\_

\_\_\_\_\_


\_\_\_\_\_

\_\_\_\_\_

CHG	NO	REV

SIGNATURES	DATE	
JRN. <i>J. Wilson</i>	11/5/76	
CHK. D. <i>D. Wilson</i>	11/5/76	TITLE DUAL PROGRAMMABLE REAL TIME CLK
ENG. <i>B. Wilson</i>	11/5/76	
PROJ. ENG. <i>B. Wilson</i>	11/5/76	SIZE CODE NUMBER D U A M7025-0-0 A
PROD. <i>B. Wilson</i>	11/5/76	
SCALE 2/1	SHT. 2 OF 4	REV
ETCH REV	FIRST USED ON KW11-K	

THIS DRAWING IS UNCLASSIFIED, UNLESS THE  
 INFORMATION CONTAINED HEREIN IS OF A  
 NATURE SUCH THAT DISCLOSURE OF IT  
 COULD BE DETERMINED TO BE IN THE  
 INTERESTS OF NATIONAL DEFENSE  
 DATE 07-13-93 BY 60320/UC/STP/STP




SIGNATURES		DATE	digital
DRN. <i>E. Wilson</i>		11/9/75	
CHK'D. <i>D. Wilson</i>		12/22/76	
ENG. <i>Russ Wilson</i>		12/22/76	
PROJ. ENG. <i>R. Wilson</i>		12/22/76	
PROD. <i>R. Wilson</i>		12/22/76	
SCALE 2:1			TITLE
SHT. 3 OF 4			DUAL PROGRAMABLE
ETCH REV			REAL TIME CLK
			SIZE CODE NUMBER
			D U A M 7 0 2 5 - 0 - 0 A
			FIRST USED ON KWII-K

LAYER 1

NOTES:


CHANGE NO	REV



NOTES:

---



---



---



---



---

CHK	CHANGE	NO	REV

SIGNATURES	DATE	TITLE
DRN. <i>[Signature]</i>	11/5/75	DUAL PROGRAMABLE
CHK'D <i>[Signature]</i>		REAL TIME CLK
ENG. <i>[Signature]</i>	27 JAN 76	SIZE CODE NUMBER
PROJ. ENG. <i>[Signature]</i>	27 JAN 76	D U A M 7 0 2 5 - 0 - 0 A
SCALE 2		REV
SHT. 4 OF 4		
ETCH REV	FIRST USED ON KW11-K	



