# **1201 CENTRAL PROCESSOR**

In the Honeywell Series 200 Data Processing System, the 1201 Central Processor is a computing and control center of the Model 1200. It is subdivided into five major units: the arithmetic unit, the main memory, the control, memory, the control unit, and the input/output traffic control. Under the direction of an internally stored program, the central processor monitors and coordinates the various activities of the entire system.

The arithmetic unit performs such operations as comparisons, binary and decimal addition/subtraction, and decimal multiplication/division.

The control memory is a magnetic core storage unit consisting of up to 28 individually addressable control registers (the number of registers actually present depends upon the system configuration). During a program run, the control registers are used to store the main memory addresses that direct the retrieval and execution of all instructions.

Using information stored in control memory, the control unit selects, interprets, and executes all of the instructions in the internally stored program. The Model 1200 repertoire includes editing instructions, code translation instructions, a program interrupt instruction for automatic branching between a main program and servicing routines for all I/O devices, and two general-purpose input/output instructions, all in variable-length, twoaddress format. This repertoire can be expanded to include binary floating-point arithmetic, as well as binaryto-decimal and decimal-to-binary conversion, by equipping the central processor with the optional Scientific Unit, described in a separate hardware bulletin.

The input/output traffic control directs the time sharing of the main memory among the central processor and as many as four simultaneously operating peripheral devices. The traffic control makes it possible, for example, to read cards, punch paper tape, print, read or write magnetic tape, and compute — all at the same time. Typically, the central processor is free to perform other operations during up to 99.9 percent of processing intervals


shared with peripheral operations.

The basic 16,384-character, magnetic core main memory may be expanded by adding up to seven memory modules of 16,384 characters each, for a capacity of 131,072 characters. The Model 1201 is equipped with fifteen index registers, and when the memory storage option is included, fifteen additional index registers are also included. There are no reserved input/output areas; the programmer has complete freedom in specifying both the sizes and the locations of these areas. A memory storage protect capability protects a programmer-specified memory area against unwanted interference from programs occupying unprotected portions of memory.

The interrupt processing facility of the 1201 consists of a hardware program interrupt, which signals a particular condition in a peripheral control, and a set of instructions used in processing interrupts. A program

Specifications remain subject to change in order to allow the introduction of design improvements.

# SERIES 200



interrupt may occur whenever a peripheral device has completed an input/output operation—for example, when a tape read or write operation is completed or after the receipt of a character from a remote station by a communication control. Peripheral interrupts can be inhibited by the program as necessary.

The multi-level code handling facility enables the processor to bring into memory and manipulate data in many different codes. This feature includes the ability to translate automatically between character codes of up to 12 levels and also to trap special code configurations of up

to 12 levels.

An outstanding design feature of the Series 200 permits execution of stored programs in conjunction with a technique known as instruction bypass; this hardware facility provides for automatic changes in program sequence without executing programmed instructions to initiate such changes.

An integral part of the central processor is the operator's control panel. By using various control switches, the operator can start and stop the machine and can load and interrogate main and control memory locations. The control panel is equipped with four "sense switches" which can be used in conjunction with programmed instructions to control the path of program execution.

A significant structural feature is the use of integrated system modules. Each peripheral control and central processor logic unit is housed in a separate logic drawer which tilts out of the central processor housing for easy access.

## **SPECIFICATIONS**

PROCESSING UNIT: Six-bit character.

DATA FORMAT: Variable-length data fields of from one to virtually the maximum number of characters in the main memory.

(Continued on reverse side)

Honeyw ELECTRONIC DATA PROCESSING

INSTRUCTION FORMAT: Variable-length, two-address instructions. Typical format consists of op code, two addresses, and a variant character.

MAIN MEMORY SIZE: Basic memory, 16,384 characters. Additional memory available consisting of up to seven 16,384-character modules, providing a memory size of 131,072 characters.

INTERNAL OPERATIONS: Decimal and binary add/subtract, decimal multiply/divide, logic, program control, peripheral control, and editing.

INPUT/OUTPUT TRUNKS: Sixteen.

READ/WRITE CHANNELS: Four.

MAIN MEMORY CYCLE TIME: 1.5 microseconds.

CONTROL MEMORY ACCESS TIME: 250 nanoseconds.

CHECKING: Parity bit generated for each character as it is stored in memory. Character parity checked on readout.

ADDRESSING MODES: 2-character address specifies any of 4,096 memory locations, 3-character address specifies any of 32,768 memory locations, 4-character address specifies any of 131,072 memory locations.

TYPICAL OPERATING SPEEDS: See accompanying table.

SPECIAL FEATURES: Silicon semiconductor circuitry, fifteen (or thirty) index registers, four simultaneous input/output operations concurrent with computing, program interrupt, indirect addressing, multi-level code handling, scientific unit, memory protect.

#### INSTRUCTION REPERTOIRE **MODEL 1200**

The execution times listed in this table are based on realistic situations involving three-character addressing mode. The data fields referenced by both the A and B addresses are five characters long. Times for indexed operations assume that all address fields are indexed. In actual practice, higher speeds will be attained because in many cases abbreviated instruction formats can be used, thus shortening execution times.

NAME OF OPERATION	EXECUTION 1 STANDARD FORMAT	TIME (MICROS ADDRESSES NOT INDEXED	ECONDS) ADDRESSES INDEXED
Arithmetic Functions Decimal Add¹ Decimal Subtract¹ Binary Add Binary Subtract Zero and Add Zero and Subtract Multiply² Divide	A/A/B S/A/B BA/A/B BS/A/B ZA/A/B ZS/A/B M/A/B D/A/B	34.5 34.5 34.5 34.5 27.0 27.0 315.8 164.0	43.5 43.5 43.5 43.5 36.0 36.0 324.8 173.0
Logical Functions Half Add Extract Compare Substitute Branch Branch on Condition Test Branch on Character Condition Branch if Character Equal Branch if Bit Equal	HA/A/B EXT/A/B C/A/B SST/A/B/V B/A BCT/A/V BCC/A/B/V BCE/A/B/V BBE/A/B/V	34.5 34.5 28.5 18.0 9.0 10.5 18.0 18.0	43.5 43.5 37.5 27.0 13.5 15.0 27.0 27.0 27.0
General Control Functions Set Word Mark Set Item Mark Clear Word Mark Clear Item Mark Halt No Operation Resume Normal Mode Store Variant and Indicators Restore Variant and Indicators Monitor Call Store Control Registers Load Control Registers Change Addressing Mode Change Sequencing Mode Load Index/Barricade Register Store Index/Barricade Register	SW/A/B SI/A/B CW/A/B CI/A/B H/A NOP RNM/A/B SVI/V RVI/A/V MC SCR/A/V LCR/A/V CSM/A/V CSM/A/B/V LIB/A SIB/A	13.5 13.5 15.0 15.0 9.0 3.0 13.5 15.0 15.0 15.0 4.5 15.0 10.5	22.5 24.0 24.0 13.5 22.5 18.0 19.5 19.5 24.0 15.0 15.0
Data Move Instructions Move Characters to Word Mark Load Characters to A-Field Word Mark Move Item and Translate <sup>3</sup> Move and Translate Extended Move	MCW/A/B LCA/A/B MIT/A/B/V,/V, MAT/A/B/V,/V, EXM/A/B/V	27.0 27.0 /V <sub>3</sub> 37.5 36.0 28.5	36.0 46.5 45.0 37.5
Editing Move Characters and Edit⁴	MCE/A/B	64.5	73.5
Input/Output Peripheral Data Transfer Peripheral Control and Branch	PDT/A/C <sub>1</sub> /C <sub>2</sub> PCB/A/C <sub>1</sub> /C <sub>2</sub>	13.5 10.5	18.0 15.0

### Scientific Instructions

See the hardware bulletin entitled: Scientific Unit for Models 1200 and 2200 (Feature 1100) - File No. 112.0005.1539.00.01.

Times indicate no recomplement cycle required; if required, add 15 microseconds.
 Based on each multiplier digit having a median value of 4.5.
 Based on each B-item information unit occupying two six-bit character locations.
 Based on 5 characters scanned in both second and third passes.