



z/Architecture

Reference Summary

z/Architecture



Reference Summary

First Edition (September 2001)

References in this publication to IBM™ products, programs, or services do not imply that IBM intends to make these available in all countries in which IBM operates. Any reference to an IBM program product in this publication is not intended to state or imply that only IBM's program product may be used. Any functionally equivalent program may be used instead.

Requests for copies of this and other IBM publications should be made to your IBM representative or to the IBM branch office serving your locality.

Please direct any comments on the contents of this publication to

IBM Corporation
Department E57
2455 South Road
Poughkeepsie, NY
12601-5400
USA

IBM may use or distribute whatever information you supply in any way it believes appropriate without incurring any obligation to you.

© Copyright International Business Machines Corporation 2001. All rights reserved.

US Government Users Restricted Rights – Use, duplication or disclosure restricted by GSA ADP Schedule Contract with IBM Corp.

Preface

This publication is intended primarily for use by z/Architecture™ assembler-language application programmers. It contains basic machine information summarized from the *IBM z/Architecture Principles of Operation*, SA22-7832, about the zSeries™ processors. It also contains frequently used information from *IBM ESA/390 Common I/O-Device Commands and Self Description*, SA22-7204, *IBM System/370 Extended Architecture Interpretive Execution*, SA22-7095, and *IBM High Level Assembler for MVS & VM & VSE Language Reference*, SC26-4940. This publication will be updated from time to time. However, the above publications and others cited in this publication are the authoritative reference sources and will be first to reflect changes.

The following instructions may be uninstalled or not available on a particular model:

Facility	Instruction
Expanded storage	PGIN, PGOUT
Extended translation 2	CLCLU, MVCLU, PKA, PKU, TP, TROO, TROT, TRTO, TRTT, UNPKA, UNPKU

For information about Enterprise Systems Architecture/390™ (ESA/390™) architecture, refer to *IBM Enterprise Systems Architecture/390 Principles of Operation*, SA22-7201, and *IBM Enterprise Systems Architecture/390 Reference Summary*, SA22-7209.


Contents


Preface	iii
Machine Instruction Formats	2
Machine Instructions by Mnemonic	4
Machine Instructions by Operation Code	11
Condition Codes	14
Operand of Store Clock	17
Operand of Store Clock Extended	17
Assembler Instructions	17
Extended-Mnemonic Instructions for Branch on Condition	19
Extended-Mnemonic Instructions for Relative-Branch Instructions	19
CNOP Alignment	20
Summary of Constants	20
Fixed Storage Locations	20
External-Interruption Codes	22
Program-Interruption Codes	22
Translation-Exception Identification	23
Data-Exception Code (DXC)	23
Control Registers	24
Floating-Point-Control (FPC) Register	25
Program-Status Word (PSW)	26
z/Architecture PSW	26
ESA/390 PSW	26
Dynamic Address Translation	27
Virtual-Address Format	27
Address-Space-Control Element (ASCE)	27
Table Values	27
Region-Table Entry (RTE)	28
Segment-Table Entry (STE)	28
Page-Table Entry (PTE)	28
ASN Translation	28
Address-Space Number (ASN)	28
ASN-First-Table Entry	29
ASN-Second-Table Entry (ASTE)	29
PC-Number Translation	30
Program-Call Number	30
Linkage-Table Entry (LTE)	30
Entry-Table Entry (ETE)	30
Access-Register Translation	31
Access-List-Entry Token (ALET)	31
Dispatchable-Unit-Control Table (DUCT)	31
Access-List Entry (ALE)	32
Linkage-Stack Entries	33
Entry Descriptor	33
Header Entry (Entry Type 0001001)	33
Trailer Entry (Entry Type 0001010)	33
Branch State Entry (Entry Type 0001100) and Program-Call State Entry (Entry Type 0001101)	34
Trapping	35
Trap Control Block	35
Trap Save Area	36
Trace-Entry Formats	37
Identification of Trace Entries	37
Branch	37
Branch in Subspace Group (if ASN Tracing on)	38
Mode Switch	38
Mode-Switching Branch	38
Program Call	38
Program Return	39

Program Transfer	40
Set Secondary ASN	40
Trace	40
Machine-Check Interruption Code	41
External-Damage Code	41
Operation-Request Block (ORB)	42
Channel-Command Word (CCW)	42
Format-0 CCW	42
Format-1 CCW	43
Indirect-Data-Address Word (IDAW)	43
Format-1 IDAW	43
Format-2 IDAW	43
Subchannel-Information Block (SCHIB)	44
Path-Management-Control Word (PMCW)	44
Interruption-Response Block (IRB)	45
Subchannel-Status Word (SCSW)	45
Extended-Status Word (ESW)	46
Information Stored in ESW	47
Extended-Control Word (ECW)	48
Measurement Block	48
Channel-Report Word (CRW)	48
Error-Recovery Codes	48
Reporting Source	49
I/O Command Codes	49
Standard Command-Code Assignments (CCW Bits 0-7)	49
Standard Meanings of Bits of First Sense Byte	49
Code Assignments	50
Code Table	50
Control Character Representations	56
Additional ISO-8 Control Character Representations	57
Formatting Character Representations	57
Two-Character BSC Data Link Controls	57
Commonly Used Editing Pattern Characters	57
ANSI-Defined Printer Control Characters	57
Hexadecimal and Decimal Conversion	57
Powers of 2 and 16	59

NOTES

Machine Instruction Formats





Machine Instruction Formats (Cont'd)

1, 2, 3, 4:	Denotes association with first, second, third, or fourth operand
B ₁ , B ₂ , B ₄ :	Base register designation field
D ₁ , D ₂ , D ₄ :	Displacement field
I ₂ :	Immediate operand field
L, L ₁ , L ₂ :	Length field
M ₁ , M ₃ , M ₄ :	Mask field
R ₁ , R ₂ , R ₃ :	Register designation field
X ₂ :	Index register designation field

Machine Instructions by Mnemonic

Mnemonic	Operands	Name	Format	Op Code	Notes
A	R ₁ , D ₂ (X ₂ , B ₂)	Add (32)	RX	5A	c
AD	R ₁ , D ₂ (X ₂ , B ₂)	Add Normalized (LH)	RX	6A	c
ADB	R ₁ , D ₂ (X ₂ , B ₂)	Add (LB)	RXE	ED1A	c
ADBR	R ₁ , R ₂	Add (LB)	RRE	B31A	c
ADR	R ₁ , R ₂	Add Normalized (LH)	RR	2A	c
AE	R ₁ , D ₂ (X ₂ , B ₂)	Add Normalized (SH)	RX	7A	c
AEB	R ₁ , D ₂ (X ₂ , B ₂)	Add (SB)	RXE	ED0A	c
AEBR	R ₁ , R ₂	Add (SB)	RRE	B30A	c
AER	R ₁ , R ₂	Add Normalized (SH)	RR	3A	c
AG	R ₁ , D ₂ (X ₂ , B ₂)	Add (64)	RXE	E308	c N
AGF	R ₁ , D ₂ (X ₂ , B ₂)	Add (64 < 32)	RXE	E318	c N
AGFR	R ₁ , R ₂	Add (64 < 32)	RRE	B918	c N
AGHI	R ₁ , I ₂	Add Halfword Immediate	RI	A7B	c N
AGR	R ₁ , R ₂	Add (64)	RRE	B908	c N
AH	R ₁ , D ₂ (X ₂ , B ₂)	Add Halfword	RX	4A	c
AHI	R ₁ , I ₂	Add Halfword Immediate (32)	RI	A7A	c
AL	R ₁ , D ₂ (X ₂ , B ₂)	Add Logical (32)	RX	5E	c
ALC	R ₁ , D ₂ (X ₂ , B ₂)	Add Logical with Carry (32)	RXE	E398	c N3
ALCG	R ₁ , D ₂ (X ₂ , B ₂)	Add Logical with Carry (64)	RXE	E388	c N
ALCGR	R ₁ , R ₂	Add Logical with Carry (64)	RRE	B988	c N
ALCR	R ₁ , R ₂	Add Logical with Carry (32)	RRE	B998	c N3
ALG	R ₁ , D ₂ (X ₂ , B ₂)	Add Logical (64)	RXE	E30A	c N
ALGF	R ₁ , D ₂ (X ₂ , B ₂)	Add Logical (64 < 32)	RXE	E31A	c N
ALGFR	R ₁ , R ₂	Add Logical (64 < 32)	RRE	B91A	c N
ALGR	R ₁ , R ₂	Add Logical (64)	RRE	B90A	c N
ALR	R ₁ , R ₂	Add Logical (32)	RR	1E	c
AP	D ₁ (L ₁ , B ₁), D ₂ (L ₂ , B ₂)	Add Decimal	SS	FA	c
AR	R ₁ , R ₂	Add (32)	RR	1A	c
AU	R ₁ , D ₂ (X ₂ , B ₂)	Add Unnormalized (SH)	RX	7E	c
AUR	R ₁ , R ₂	Add Unnormalized (SH)	RR	3E	c
AW	R ₁ , D ₂ (X ₂ , B ₂)	Add Unnormalized (LH)	RX	8E	c
AWR	R ₁ , R ₂	Add Unnormalized (LH)	RR	2E	c
AXBR	R ₁ , R ₂	Add (EB)	RRE	B34A	c
AXR	R ₁ , R ₂	Add Normalized (EH)	RR	36	c
BAKR	R ₁ , R ₂	Branch and Stack	RRE	B240	q
BAL	R ₁ , D ₂ (X ₂ , B ₂)	Branch and Link	RX	46	
BALR	R ₁ , R ₂	Branch and Link	RR	06	
BAS	R ₁ , D ₂ (X ₂ , B ₂)	Branch and Save	RX	4D	
BASR	R ₁ , R ₂	Branch and Save	RR	0D	
BASSM	R ₁ , R ₂	Branch and Save and Set Mode	RR	0C	
BC	M ₁ , D ₂ (X ₂ , B ₂)	Branch on Condition	RX	47	
BCR	M ₁ , R ₂	Branch on Condition	RR	07	
BCT	R ₁ , D ₂ (X ₂ , B ₂)	Branch on Count (32)	RX	46	
BCTG	R ₁ , D ₂ (X ₂ , B ₂)	Branch on Count (64)	RXE	E346	N
BCTGR	R ₁ , R ₂	Branch on Count (64)	RRE	B946	N
BCTR	R ₁ , R ₂	Branch on Count (32)	RR	06	
BRAS	R ₁ , I ₂	Branch Relative and Save	RI	A75	
BRASL	R ₁ , I ₂	Branch Relative and Save Long	RIL	C05	N3
BRC	M ₁ , I ₂	Branch Relative on Condition	RI	A74	
BRCL	M ₁ , I ₂	Branch Relative on Condition Long	RIL	C04	N3
BRCT	R ₁ , I ₂	Branch Relative on Count (32)	RI	A76	
BRCTG	R ₁ , I ₂	Branch Relative on Count (64)	RI	A77	N
BRXH	R ₁ , R ₃ , I ₂	Branch Relative on Index High (32)	RSI	84	
BRXHG	R ₁ , R ₃ , I ₂	Branch Relative on Index High (64)	RIE	EC44	N
BRXLE	R ₁ , R ₃ , I ₂	Branch Relative on Index Low or Equal (32)	RSI	85	
BRXLG	R ₁ , R ₃ , I ₂	Branch Relative on Index Low or Equal (64)	RIE	EC45	N
BSA	R ₁ , R ₂	Branch and Set Authority	RRE	B25A	q
BSG	R ₁ , R ₂	Branch in Subspace Group	RRE	B258	
BSM	R ₁ , R ₂	Branch and Set Mode	RR	0B	
BXH	R ₁ , R ₃ , D ₂ (B ₂)	Branch on Index High (32)	RS	86	
BXHG	R ₁ , R ₃ , D ₂ (B ₂)	Branch on Index High (64)	RSE	EB44	N
BXLE	R ₁ , R ₃ , D ₂ (B ₂)	Branch on Index Low or Equal (32)	RS	87	

Machine Instructions by Mnemonic (Cont'd)

Mnemonic	Operands	Name	Format	Op Code	Notes
BXLEG	R ₁ ,R ₃ ,D ₂ (B ₂)	Branch on Index Low or Equal (64)	RSE	EB45	N
C	R ₁ ,D ₂ (X ₂ ,B ₂)	Compare (32)	RX	59	c
CD	R ₁ ,D ₂ (X ₂ ,B ₂)	Compare (LH)	RX	69	c
CDB	R ₁ ,D ₂ (X ₂ ,B ₂)	Compare (LB)	RXE	ED19	c
CDBR	R ₁ ,R ₂	Compare (LB)	RRE	B319	c
CDFBR	R ₁ ,R ₂	Convert from Fixed (LB < 32)	RRE	B395	
CDFR	R ₁ ,R ₂	Convert from Fixed (LH < 32)	RRE	B3B5	
CDGBR	R ₁ ,R ₂	Convert from Fixed (LB < 64)	RRE	B3A5	N
CDGR	R ₁ ,R ₂	Convert from Fixed (LB < 64)	RRE	B3C5	N
CDR	R ₁ ,R ₂	Compare (LH)	RR	29	c
CDS	R ₁ ,R ₃ ,D ₂ (B ₂)	Compare Double and Swap (32)	RS	BB	c
CDSG	R ₁ ,R ₃ ,D ₂ (B ₂)	Compare Double and Swap (64)	RSE	EB3E	c N
CEB	R ₁ ,D ₂ (X ₂ ,B ₂)	Compare (SB)	RXE	ED09	c
CE	R ₁ ,D ₂ (X ₂ ,B ₂)	Compare (SH)	RX	79	c
CEBR	R ₁ ,R ₂	Compare (SB)	RRE	B309	c
CEFBR	R ₁ ,R ₂	Convert from Fixed (SB < 32)	RRE	B394	
CEFR	R ₁ ,R ₂	Convert from Fixed (SH < 32)	RRE	B3B4	
CEGBR	R ₁ ,R ₂	Convert from Fixed (SB < 64)	RRE	B3A4	N
CEGR	R ₁ ,R ₂	Convert from Fixed (SH < 64)	RRE	B3C4	N
CER	R ₁ ,R ₂	Compare (SH)	RR	39	c
CFC	D ₂ (B ₂)	Compare and Form Codeword	S	B21A	ic
CFDBR	R ₁ ,M ₃ ,R ₂	Convert to Fixed (32 < LB)	RRF	B399	c
CFDR	R ₁ ,M ₃ ,R ₂	Convert to Fixed (32 < LH)	RRF	B3B9	c
CFEBR	R ₁ ,M ₃ ,R ₂	Convert to Fixed (32 < SB)	RRF	B398	c
CFER	R ₁ ,M ₃ ,R ₂	Convert to Fixed (32 < SH)	RRF	B3B8	c
CFXBR	R ₁ ,M ₃ ,R ₂	Convert to Fixed (32 < EB)	RRF	B39A	c
CFXR	R ₁ ,M ₃ ,R ₂	Convert to Fixed (32 < EH)	RRF	B3BA	c
CG	R ₁ ,D ₂ (X ₂ ,B ₂)	Compare (64)	RXE	E320	c N
CGDBR	R ₁ ,M ₃ ,R ₂	Convert to Fixed (64 < LB)	RRF	B3A9	c N
CGDR	R ₁ ,M ₃ ,R ₂	Convert to Fixed (64 < LH)	RRF	B3C9	c N
CGEBR	R ₁ ,M ₃ ,R ₂	Convert to Fixed (64 < SB)	RRF	B3A8	c N
CGER	R ₁ ,M ₃ ,R ₂	Convert to Fixed (64 < SH)	RRF	B3C8	c N
CGF	R ₁ ,D ₂ (X ₂ ,B ₂)	Compare (64 < 32)	RXE	E330	c N
CGFR	R ₁ ,R ₂	Compare (64 < 32)	RRE	B930	c N
CGHI	R ₁ ,I ₂	Compare Halfword Immediate (64)	RI	A7F	c N
CGR	R ₁ ,R ₂	Compare (64)	RRE	B920	c N
CGXBR	R ₁ ,M ₃ ,R ₂	Convert to Fixed (64 < EB)	RRF	B3AA	c N
CGXR	R ₁ ,M ₃ ,R ₂	Convert to Fixed (64 < EH)	RRF	B3CA	c N
CH	R ₁ ,D ₂ (X ₂ ,B ₂)	Compare Halfword	RX	49	c
CHI	R ₁ ,I ₂	Compare Halfword Immediate (32)	RI	A7E	c
CKSM	R ₁ ,R ₂	Checksum	RRE	B241	c
CL	R ₁ ,D ₂ (X ₂ ,B ₂)	Compare Logical (32)	RX	55	c
CLC	D ₂ (L ₁ ,B ₁),D ₂ (B ₂)	Compare Logical (character)	SS	D5	c
CLCL	R ₁ ,R ₂	Compare Logical Long	RR	0F	ic
CLCLE	R ₁ ,R ₃ ,D ₂ (B ₂)	Compare Logical Long Extended	RS	A9	c
CLCLU	R ₁ ,R ₃ ,D ₂ (B ₂)	Compare Logical Long Unicode	RSE	EB8F	c E2
CLG	R ₁ ,D ₂ (X ₂ ,B ₂)	Compare Logical (64)	RXE	E321	c N
CLGF	R ₁ ,D ₂ (X ₂ ,B ₂)	Compare Logical (64 < 32)	RXE	E331	c N
CLGFR	R ₁ ,R ₂	Compare Logical (64 < 32)	RRE	B931	c N
CLGR	R ₁ ,R ₂	Compare Logical (64)	RRE	B921	c N
CLI	D ₂ (B ₁)I ₂	Compare Logical (immediate)	SI	95	c
CLM	R ₁ ,M ₃ ,D ₂ (B ₂)	Compare Logical Characters under Mask	RS	BD	c
CLMH	R ₁ ,M ₃ ,D ₂ (B ₂)	Compare Logical Characters under Mask	RSE	EB20	c N
CLR	R ₁ ,R ₂	Compare Logical (32)	RR	15	c
CLST	R ₁ ,R ₂	Compare Logical String	RRE	B25D	c
CMPS	R ₁ ,R ₂	Compression Call	RRE	B263	ic
CP	D ₂ (L ₁ ,B ₁),D ₂ (L ₂ ,B ₂)	Compare Decimal	SS	F9	c
CPYA	R ₁ ,R ₂	Copy Access	RRE	B24D	
CR	R ₁ ,R ₂	Compare (32)	RR	19	c
CS	R ₁ ,R ₃ ,D ₂ (B ₂)	Compare and Swap (32)	RS	BA	c
CSCH		Clear Subchannel	S	B230	pc
CSG	R ₁ ,R ₃ ,D ₂ (B ₂)	Compare and Swap (64)	RSE	EB30	c N
CSP	R ₁ ,R ₂	Compare and Swap and Purge	RRE	B250	pc
CUSE	R ₁ ,R ₂	Compare until Substring Equal	RRE	B257	ic
CUTFU	R ₁ ,R ₂	Convert UTF-8 to Unicode	RRE	B2A7	c
CUUTF	R ₁ ,R ₂	Convert Unicode to UTF-8	RRE	B2A6	c
CVB	R ₁ ,D ₂ (X ₂ ,B ₂)	Convert to Binary (32)	RX	4F	
CVBG	R ₁ ,D ₂ (X ₂ ,B ₂)	Convert to Binary (64)	RXE	E30E	N
CVD	R ₁ ,D ₂ (X ₂ ,B ₂)	Convert to Decimal (32)	RX	4E	

Machine Instructions by Mnemonic (Cont'd)

Mnemonic	Operands	Name	Format	Op Code	Notes
CVDG	R ₁ ,D ₂ (X ₂ ,B ₂)	Convert to Decimal (64)	RXE	E32E	N
CXBR	R ₁ ,R ₂	Compare (EB)	RRE	B348	c
CXFBR	R ₁ ,R ₂	Convert from Fixed (EB < 32)	RRE	B386	
CXFR	R ₁ ,R ₂	Convert from Fixed (EH < 32)	RRE	B3B6	
CXGBR	R ₁ ,R ₂	Convert from Fixed (EB < 64)	RRE	B3A6	N
CXGR	R ₁ ,R ₂	Convert from Fixed (EH < 64)	RRE	B3C6	N
CXR	R ₁ ,R ₂	Compare (EH)	RRE	B369	c
D	R ₁ ,D ₂ (X ₂ ,B ₂)	Divide (32 < 64)	RX	5D	
DD	R ₁ ,D ₂ (X ₂ ,B ₂)	Divide (LH)	RX	6D	
DDB	R ₁ ,D ₂ (X ₂ ,B ₂)	Divide (LB)	RXE	ED1D	
DDBR	R ₁ ,R ₂	Divide (LB)	RRE	B31D	
DDR	R ₁ ,R ₂	Divide (LH)	RR	2D	
DE	R ₁ ,D ₂ (X ₂ ,B ₂)	Divide (SH)	RX	7D	
DEB	R ₁ ,D ₂ (X ₂ ,B ₂)	Divide (SB)	RXE	ED0D	
DEBR	R ₁ ,R ₂	Divide (SB)	RRE	B30D	
DER	R ₁ ,R ₂	Divide (SH)	RR	3D	
DIDBR	R ₁ ,R ₃ ,R ₂ ,M ₄	Divide to Integer (LB)	RRF	B35B	c
DIEBR	R ₁ ,R ₃ ,R ₂ ,M ₄	Divide to Integer (SB)	RRF	B353	c
DL	R ₁ ,D ₂ (X ₂ ,B ₂)	Divide Logical (32 < 64)	RXE	E397	N3
DLG	R ₁ ,D ₂ (X ₂ ,B ₂)	Divide Logical (64 < 128)	RXE	E387	N
DLGR	R ₁ ,R ₂	Divide Logical (64 < 128)	RRE	B987	N
DLR	R ₁ ,R ₂	Divide Logical (32 < 64)	RRE	B997	N3
DP	D ₁ (L ₁ ,B ₁),D ₂ (L ₂ ,B ₂)	Divide Decimal	SS	FD	
DR	R ₁ ,R ₂	Divide	RR	1D	
DSG	R ₁ ,D ₂ (X ₂ ,B ₂)	Divide Single (64)	RXE	E30D	N
DSGF	R ₁ ,D ₂ (X ₂ ,B ₂)	Divide Single (64 < 32)	RXE	E31D	N
DSGFR	R ₁ ,R ₂	Divide Single (64 < 32)	RRE	B91D	N
DSGR	R ₁ ,R ₂	Divide Single (64)	RRE	B90D	N
DXBR	R ₁ ,R ₂	Divide (EB)	RRE	B34D	
DXR	R ₁ ,R ₂	Divide (EH)	RRE	B22D	
EAR	R ₁ ,R ₂	Extract Access	RRE	B24F	
ED	D ₁ (L ₁ ,B ₁),D ₂ (B ₂)	Edit	SS	DE	c
EDMK	D ₁ (L ₁ ,B ₁),D ₂ (B ₂)	Edit and Mark	SS	DF	c
EFPC	R ₁	Extract FPC	RRE	B38C	
EPAR	R ₁	Extract Primary ASN	RRE	B226	q
EPSW	R ₁ ,R ₂	Extract PSW	RRE	B98D	N3
EREG	R ₁ ,R ₂	Extract Stacked Registers (32)	RRE	B249	
EREGG	R ₁ ,R ₂	Extract Stacked Registers (64)	RRE	B90E	N
ESAR	R ₁	Extract Secondary ASN	RRE	B227	q
ESEA	R ₁ ,R ₂	Extract and Set Extended Authority	RRE	B99D	p N
ESTA	R ₁ ,R ₂	Extract Stacked State	RRE	B24A	c
EX	R ₁ ,D ₂ (X ₂ ,B ₂)	Execute	RX	44	
FIDBR	R ₁ ,M ₃ ,R ₂	Load FP Integer (LB)	RRF	B35F	
FIDR	R ₁ ,R ₂	Load FP Integer (LH)	RRE	B37F	
FIEBR	R ₁ ,M ₃ ,R ₂	Load FP Integer (SB)	RRF	B357	
FIER	R ₁ ,R ₂	Load FP Integer (SH)	RRE	B377	
FIXBR	R ₁ ,M ₃ ,R ₂	Load FP Integer (EB)	RRF	B347	
FIXR	R ₁ ,R ₂	Load FP Integer (EH)	RRE	B367	
HDR	R ₁ ,R ₂	Halve (LH)	RR	24	
HER	R ₁ ,R ₂	Halve (SH)	RR	34	
HSCH		Halt Subchannel	S	B231	pc
IAC	R ₁	Insert Address Space Control	RRE	B224	qc
IC	R ₁ ,D ₂ (X ₂ ,B ₂)	Insert Character	RX	43	
ICM	R ₁ ,M ₃ ,D ₂ (B ₂)	Insert Characters under Mask (low)	RS	BF	c
ICMH	R ₁ ,M ₃ ,D ₂ (B ₂)	Insert Characters under Mask (high)	RSE	EB80	c N
IIHH	R ₁ ,I ₂	Insert Immediate (high high)	RI	A50	N
IIHL	R ₁ ,I ₂	Insert Immediate (high low)	RI	A51	N
IILH	R ₁ ,I ₂	Insert Immediate (low high)	RI	A52	N
IILL	R ₁ ,I ₂	Insert Immediate (low low)	RI	A53	N
IPK		Insert PSW Key	S	B20B	q
IPM	R ₁	Insert Program Mask	RRE	B222	
IPTE	R ₁ ,R ₂	Invalidate Page Table Entry	RRE	B221	p
ISKE	R ₁ ,R ₂	Insert Storage Key Extended	RRE	B229	p
IVSK	R ₁ ,R ₂	Insert Virtual Storage Key	RRE	B223	q
KDB	R ₁ ,D ₂ (X ₂ ,B ₂)	Compare and Signal (LB)	RXE	ED18	c
KDBR	R ₁ ,R ₂	Compare and Signal (LB)	RRE	B318	c
KEB	R ₁ ,D ₂ (X ₂ ,B ₂)	Compare and Signal (SB)	RXE	ED08	c
KEBR	R ₁ ,R ₂	Compare and Signal (SB)	RRE	B308	c
KXBR	R ₁ ,R ₂	Compare and Signal (EB)	RRE	B348	c
L	R ₁ ,D ₂ (X ₂ ,B ₂)	Load (32)	RX	58	
LA	R ₁ ,D ₂ (X ₂ ,B ₂)	Load Address	RX	41	
LAE	R ₁ ,D ₂ (X ₂ ,B ₂)	Load Address Extended	RX	51	
LAM	R ₁ ,R ₃ ,D ₂ (B ₂)	Load Access Multiple	RS	9A	
LARL	R ₁ ,I ₂	Load Address Relative Long	RIL	C00	N3
LASP	D ₁ (B ₁),D ₂ (B ₂)	Load Address Space Parameters	SSE	E500	pc
LCDBR	R ₁ ,R ₂	Load Complement (LB)	RRE	B313	c
LCDR	R ₁ ,R ₂	Load Complement (LH)	RR	23	c

Machine Instructions by Mnemonic (Cont'd)

Mnemonic	Operands	Name	Format	Op Code	Notes
LCEBR	R ₁ , R ₂	Load Complement (SB)	RRE	B303	c
LCER	R ₁ , R ₂	Load Complement (S)	RR	33	c
LCGFR	R ₁ , R ₂	Load Complement (64 < 32)	RRE	B913	c N
LCGR	R ₁ , R ₂	Load Complement (64)	RRE	B903	c N
LCR	R ₁ , R ₂	Load Complement (32)	RR	13	c
LCTL	R ₁ , R ₃ , D ₂ (B ₂)	Load Control (32)	RS	B7	p
LCTLG	R ₁ , R ₃ , D ₂ (B ₂)	Load Control (64)	RSE	EB2F	p N
LCXBR	R ₁ , R ₂	Load Complement (EB)	RRE	B343	c
LCXR	R ₁ , R ₂	Load Complement (EH)	RRE	B363	c
LD	R ₁ , D ₂ (X ₂ , B ₂)	Load (L)	RX	68	
LDE	R ₁ , D ₂ (X ₂ , B ₂)	Load Lengthened (LH < SH)	RXE	ED24	
LDEB	R ₁ , D ₂ (X ₂ , B ₂)	Load Lengthened (LB < SB)	RXE	ED04	
LDEBR	R ₁ , R ₂	Load Lengthened (LB < SB)	RRE	B304	
LDER	R ₁ , R ₂	Load Lengthened (LH < SH)	RRE	B324	
LDR	R ₁ , R ₂	Load (L)	RR	28	
LDXBR	R ₁ , R ₂	Load Rounded (LB < EB)	RRE	B345	
LDXR	R ₁ , R ₂	Load Rounded (LH < EH)	RR	25	
LE	R ₁ , D ₂ (X ₂ , B ₂)	Load (S)	RX	78	
LEDBR	R ₁ , R ₂	Load Rounded (SB < LB)	RRE	B344	
LEDR	R ₁ , R ₂	Load Rounded (SH < LH)	RR	35	
LER	R ₁ , R ₂	Load (S)	RR	38	
LEXBR	R ₁ , R ₂	Load Rounded (SB < EB)	RRE	B346	
LEXR	R ₁ , R ₂	Load Rounded (SH < EH)	RRE	B366	
LFPC	D ₂ (B ₂)	Load FPC	S	B29D	
LG	R ₁ , D ₂ (X ₂ , B ₂)	Load (64)	RXE	E304	N
LGF	R ₁ , D ₂ (X ₂ , B ₂)	Load (64 < 32)	RXE	E314	N
LGFR	R ₁ , R ₂	Load (64 < 32)	RRE	B914	N
LGH	R ₁ , D ₂ (X ₂ , B ₂)	Load Halfword	RXE	E315	N
LGHI	R ₁ , I ₂	Load Halfword Immediate	RI	A79	N
LGR	R ₁ , R ₂	Load (64)	RRE	B904	N
LH	R ₁ , D ₂ (X ₂ , B ₂)	Load Halfword (32)	RX	48	
LHI	R ₁ , I ₂	Load Halfword Immediate (32)	RI	A78	
LLGC	R ₁ , D ₂ (X ₂ , B ₂)	Load Logical Character	RXE	E390	N
LLGF	R ₁ , D ₂ (X ₂ , B ₂)	Load Logical (64 < 32)	RXE	E316	N
LLGFR	R ₁ , R ₂	Load Logical (64 < 32)	RRE	B916	N
LLGH	R ₁ , D ₂ (X ₂ , B ₂)	Load Logical Halfword	RXE	E391	N
LLGT	R ₁ , D ₂ (X ₂ , B ₂)	Load Logical Thirty One Bits	RXE	E317	N
LLGTR	R ₁ , R ₂	Load Logical Thirty One Bits	RRE	B917	N
LLIHH	R ₁ , I ₂	Load Logical Immediate (high high)	RI	A5C	N
LLIHL	R ₁ , I ₂	Load Logical Immediate (high low)	RI	A5D	N
LLILH	R ₁ , I ₂	Load Logical Immediate (low high)	RI	A5E	N
LLILL	R ₁ , I ₂	Load Logical Immediate (low low)	RI	A5F	N
LM	R ₁ , R ₃ , D ₂ (B ₂)	Load Multiple (32)	RS	98	
LMD	R ₁ , R ₃ , D ₂ (B ₂), D ₄ (B ₄)	Load Multiple Disjoint	SS	EF	N
LMG	R ₁ , R ₃ , D ₂ (B ₂)	Load Multiple (64)	RSE	EB04	N
LMH	R ₁ , R ₃ , D ₂ (B ₂)	Load Multiple High	RSE	EB96	N
LNDBR	R ₁ , R ₂	Load Negative (LB)	RRE	B311	c
LNDR	R ₁ , R ₂	Load Negative (LH)	RR	21	c
LNEBR	R ₁ , R ₂	Load Negative (SB)	RRE	B301	c
LNER	R ₁ , R ₂	Load Negative (SH)	RR	31	c
LNGFR	R ₁ , R ₂	Load Negative (64 < 32)	RRE	B911	c N
LNGR	R ₁ , R ₂	Load Negative (64)	RRE	B901	c N
LNR	R ₁ , R ₂	Load Negative (32)	RR	11	c
LNXR	R ₁ , R ₂	Load Negative (EB)	RRE	B341	c
LNXR	R ₁ , R ₂	Load Negative (EH)	RRE	B361	c
LPDBR	R ₁ , R ₂	Load Positive (LB)	RRE	B310	c
LPDR	R ₁ , R ₂	Load Positive (LH)	RR	20	c
LPEBR	R ₁ , R ₂	Load Positive (SB)	RRE	B300	c
LPER	R ₁ , R ₂	Load Positive (SH)	RR	30	c
LPGFR	R ₁ , R ₂	Load Positive (64 < 32)	RRE	B910	c N
LPGR	R ₁ , R ₂	Load Positive (64)	RRE	B900	c N
LPQ	R ₁ , D ₂ (X ₂ , B ₂)	Load Pair from Quadword	RXE	E38F	N
LPR	R ₁ , R ₂	Load Positive (32)	RR	10	c
LPSW	D ₂ (B ₂)	Load PSW	S	82	pn
LPSWE	D ₂ (B ₂)	Load PSW Extended	S	B2B2	pn N
LPXBR	R ₁ , R ₂	Load Positive (EB)	RRE	B340	c
LPXR	R ₁ , R ₂	Load Positive (EH)	RRE	B360	c
LR	R ₁ , R ₂	Load (32)	RR	18	
LRA	R ₁ , D ₂ (X ₂ , B ₂)	Load Real Address (32)	RX	B1	pc
LRAG	R ₁ , D ₂ (X ₂ , B ₂)	Load Real Address (64)	RXE	E303	pc N
LRDR	R ₁ , R ₂	Load Rounded (LH < EH)	RR	25	
LRER	R ₁ , R ₂	Load Rounded (SH < LH)	RR	35	
LRV	R ₁ , D ₂ (X ₂ , B ₂)	Load Reversed (32)	RXE	E31E	N3
LRVG	R ₁ , D ₂ (X ₂ , B ₂)	Load Reversed (64)	RXE	E30F	N
LRVGR	R ₁ , R ₂	Load Reversed (64)	RRE	B90F	N
LRVH	R ₁ , D ₂ (X ₂ , B ₂)	Load Reversed (16)	RXE	E31F	N3
LRVR	R ₁ , R ₂	Load Reversed (32)	RRE	B91F	N3
LTDBR	R ₁ , R ₂	Load and Test (LB)	RRE	B312	c
LTDR	R ₁ , R ₂	Load and Test (LH)	RR	22	c
LTEBR	R ₁ , R ₂	Load and Test (SB)	RRE	B302	c
LTER	R ₁ , R ₂	Load and Test (SH)	RR	32	c
LTGFR	R ₁ , R ₂	Load and Test (64 < 32)	RRE	B912	c N

Machine Instructions by Mnemonic (Cont'd)

Mnemonic	Operands	Name	Format	Op Code	Notes
LTGR	R ₁ ,R ₂	Load and Test (64)	RRE	B902	c N
LTR	R ₁ ,R ₂	Load and Test (32)	RR	12	c
LTXBR	R ₁ ,R ₂	Load and Test (EB)	RRE	B342	c
LTXR	R ₁ ,R ₂	Load and Test (EH)	RRE	B382	c
LURA	R ₁ ,R ₂	Load Using Real Address (32)	RRE	B24B	p
LURAG	R ₁ ,R ₂	Load Using Real Address (64)	RRE	B805	p N
LXD	R ₁ ,D ₂ (X ₂ ,B ₂)	Load Lengthened (EH < LH)	RXE	ED25	
LXDB	R ₁ ,D ₂ (X ₂ ,B ₂)	Load Lengthened (EB < LB)	RXE	ED05	
LXDBR	R ₁ ,R ₂	Load Lengthened (EB < LB)	RRE	B305	
LXDR	R ₁ ,R ₂	Load Lengthened (EH < LH)	RRE	B325	
LXE	R ₁ ,D ₂ (X ₂ ,B ₂)	Load Lengthened (EH < SH)	RXE	ED26	
LXEB	R ₁ ,D ₂ (X ₂ ,B ₂)	Load Lengthened (EB < SB)	RXE	ED06	
LXEBR	R ₁ ,R ₂	Load Lengthened (EB < SB)	RRE	B306	
LXER	R ₁ ,R ₂	Load Lengthened (EH < SH)	RRE	B326	
LXR	R ₁ ,R ₂	Load (E)	RRE	B365	
LZDR	R ₁	Load Zero (L)	RRE	B375	
LZER	R ₁	Load Zero (S)	RRE	B374	
LZXR	R ₁	Load Zero (E)	RRE	B376	
M	R ₁ ,D ₂ (X ₂ ,B ₂)	Multiply (64 < 32)	RX	5C	
MADB	R ₁ ,R ₃ ,D ₂ (X ₂ ,B ₂)	Multiply and Add (LB)	RXF	ED1E	
MADBR	R ₁ ,R ₃ ,R ₂	Multiply and Add (LB)	RRF	B31E	
MAEB	R ₁ ,R ₃ ,D ₂ (X ₂ ,B ₂)	Multiply and Add (SB)	RXF	ED0E	
MAEBR	R ₁ ,R ₃ ,R ₂	Multiply and Add (SB)	RRF	B30E	
MC	D ₁ (B ₁),I ₂	Monitor Call	SI	AF	
MD	R ₁ ,D ₂ (X ₂ ,B ₂)	Multiply (LH)	RX	6C	
MDB	R ₁ ,D ₂ (X ₂ ,B ₂)	Multiply (LB)	RXE	ED1C	
MDBR	R ₁ ,R ₂	Multiply (LB)	RRE	B31C	
MDE	R ₁ ,D ₂ (X ₂ ,B ₂)	Multiply (LH < SH)	RX	7C	
MDEB	R ₁ ,D ₂ (X ₂ ,B ₂)	Multiply (LB < SB)	RXE	ED0C	
MDEBR	R ₁ ,R ₂	Multiply (LB < SB)	RRE	B30C	
MDER	R ₁ ,R ₂	Multiply (LH < SH)	RR	3C	
MDR	R ₁ ,R ₂	Multiply (LH)	RR	2C	
ME	R ₁ ,D ₂ (X ₂ ,B ₂)	Multiply (LH < SH)	RX	7C	
MEE	R ₁ ,D ₂ (X ₂ ,B ₂)	Multiply (SH)	RXE	ED37	
MEEB	R ₁ ,D ₂ (X ₂ ,B ₂)	Multiply (SB)	RXE	ED17	
MEEBR	R ₁ ,R ₂	Multiply (SB)	RRE	B317	
MEER	R ₁ ,R ₂	Multiply (SH)	RRE	B337	
MER	R ₁ ,R ₂	Multiply (LH < SH)	RR	3C	
MGHI	R ₁ ,I ₂	Multiply Halfword Immediate (64)	RI	A7D	N
MH	R ₁ ,D ₂ (X ₂ ,B ₂)	Multiply Halfword (32)	RX	4C	
MHI	R ₁ ,I ₂	Multiply Halfword Immediate (32)	RI	A7C	
ML	R ₁ ,D ₂ (X ₂ ,B ₂)	Multiply Logical (64 < 32)	RXE	E396	N3
MLG	R ₁ ,D ₂ (X ₂ ,B ₂)	Multiply Logical (128 < 64)	RXE	E386	N
MLGR	R ₁ ,R ₂	Multiply Logical (128 < 64)	RRE	B986	N
MLR	R ₁ ,R ₂	Multiply Logical (64 < 32)	RRE	B996	N3
MP	D ₁ (L ₁ ,B ₁),D ₂ (L ₂ ,B ₂)	Multiply Decimal	SS	FC	
MR	R ₁ ,R ₂	Multiply (64 < 32)	RR	1C	
MS	R ₁ ,D ₂ (X ₂ ,B ₂)	Multiply Single (32)	RX	71	
MSCH	D ₂ (B ₂)	Modify Subchannel	S	B232	pc
MSDB	R ₁ ,R ₃ ,D ₂ (X ₂ ,B ₂)	Multiply and Subtract (LB)	RXF	ED1F	
MSDBR	R ₁ ,R ₃ ,R ₂	Multiply and Subtract (LB)	RRF	B31F	
MSEB	R ₁ ,R ₃ ,D ₂ (X ₂ ,B ₂)	Multiply and Subtract (SB)	RXF	ED0F	
MSEBR	R ₁ ,R ₃ ,R ₂	Multiply and Subtract (SB)	RRF	B30F	
MSG	R ₁ ,D ₂ (X ₂ ,B ₂)	Multiply Single (64)	RXE	E30C	N
MSGF	R ₁ ,D ₂ (X ₂ ,B ₂)	Multiply Single (64 < 32)	RXE	E31C	N
MSGFR	R ₁ ,R ₂	Multiply Single (64 < 32)	RRE	B91C	N
MSGR	R ₁ ,R ₂	Multiply Single (64)	RRE	B90C	N
MSR	R ₁ ,R ₂	Multiply Single (32)	RRE	B252	
MSTA	R ₁	Modify Stacked State	RRE	B247	
MVC	D ₁ (L,B ₁),D ₂ (B ₂)	Move (character)	SS	D2	
MVCDK	D ₁ (B ₁),D ₂ (B ₂)	Move with Destination key	SSE	E50F	q
MVCIN	D ₁ (L,B ₁),D ₂ (B ₂)	Move Inverse	SS	E8	
MVCK	D ₁ (R ₁ ,B ₁),D ₂ (B ₂),R ₃	Move with Key	SS	D9	qc
MVCL	R ₁ ,R ₂	Move Long	RR	0E	ic
MVCLE	R ₁ ,R ₃ ,D ₂ (B ₂)	Move Long Extended	RS	A8	c
MVCLU	R ₁ ,R ₃ ,D ₂ (B ₂)	Move Long Unicode	RSE	EB8E	c E2
MVCP	D ₁ (R ₁ B ₁),D ₂ (B ₂),R ₃	Move to Primary	SS	DA	qc
MVCS	D ₁ (R ₁ B ₁),D ₂ (B ₂),R ₃	Move to Secondary	SS	DB	qc
MVCSK	D ₁ (B ₁),D ₂ (B ₂)	Move with Source Key	SSE	E50E	q
MVI	D ₁ (B ₁),I ₂	Move (immediate)	SI	92	
MVN	D ₁ (L,B ₁),D ₂ (B ₂)	Move Numerics	SS	D1	
MVO	D ₁ (L ₁ ,B ₁),D ₂ (L ₂ ,B ₂)	Move with Offset	SS	F1	
MVPG	R ₁ ,R ₂	Move Page	RRE	B254	qc
MVST	R ₁ ,R ₂	Move String	RRE	B255	c
MVZ	D ₁ (L,B ₁),D ₂ (B ₂)	Move Zones	SS	D3	
MXBR	R ₁ ,R ₂	Multiply (EB)	RRE	B34C	
MXD	R ₁ ,D ₂ (X ₂ ,B ₂)	Multiply (EH < LH)	RX	67	
MXDB	R ₁ ,D ₂ (X ₂ ,B ₂)	Multiply (EB < LB)	RXE	ED07	
MXDBR	R ₁ ,R ₂	Multiply (EB < LB)	RRE	B307	
MXDR	R ₁ ,R ₂	Multiply (EH < LH)	RR	27	
MXR	R ₁ ,R ₂	Multiply (EH)	RR	26	
N	R ₁ ,D ₂ (X ₂ ,B ₂)	And (32)	RX	54	c
NC	D ₁ (L,B ₁),D ₂ (B ₂)	And (character)	SS	D4	c
NG	R ₁ ,D ₂ (X ₂ ,B ₂)	And (64)	RX	54	c N
NGR	R ₁ ,R ₂	And (64)	RRE	B980	c N

Machine Instructions by Mnemonic (Cont'd)

Mnemonic	Operands	Name	Format	Op Code	Notes
NI	D ₁ (B ₁),I ₂	And (immediate)	SI	94	c
NIHH	R ₁ ,I ₂	And Immediate (high high)	RI	A54	c N
NIHL	R ₁ ,I ₂	And Immediate (high low)	RI	A55	c N
NILH	R ₁ ,I ₂	And Immediate (low high)	RI	A56	c N
NILL	R ₁ ,I ₂	And Immediate (low low)	RI	A57	c N
NR	R ₁ ,R ₂	And (32)	RR	14	c
O	R ₁ ,D ₂ (X ₂ ,B ₂)	Or (32)	RX	56	c
OC	D ₁ (L ₁ ,B ₁),D ₂ (B ₂)	Or (character)	SS	D6	c
OG	R ₁ ,D ₂ (X ₂ ,B ₂)	Or (64)	RXE	E381	c N
OGR	R ₁ ,R ₂	Or (64)	RRE	B981	c N
OI	D ₁ (B ₁),I ₂	Or (immediate)	SI	96	c
OIHH	R ₁ ,I ₂	Or Immediate (high high)	RI	A58	c N
OIHL	R ₁ ,I ₂	Or Immediate (high low)	RI	A59	c N
OILH	R ₁ ,I ₂	Or Immediate (low high)	RI	A5A	c N
OILL	R ₁ ,I ₂	Or Immediate (low low)	RI	A5B	c N
OR	R ₁ ,R ₂	Or (32)	RR	16	c
PACK	D ₁ (L ₁ ,B ₁),D ₂ (L ₂ ,B ₂)	Pack	SS	F2	
PALB		Purge ALB	RRE	B248	p
PC	D ₂ (B ₂)	Program Call	S	B218	q
PGIN	R ₁ ,R ₂	Page In	RRE	B22E	pc ES
PGOUT	R ₁ ,R ₂	Page In	RRE	B22F	pc ES
PKA	D ₁ (B ₁),D ₂ (L ₂ ,B ₂)	Pack ASCII	SS	E9	E2
PKU	D ₁ (B ₁),D ₂ (L ₂ ,B ₂)	Pack Unicode	SS	E1	E2
PLO	R ₁ ,D ₂ (B ₂),R ₃ ,D ₄ (B ₄)	Perform Locked Operation	SS	EE	c
PR		Program Return	E	0101	qn
PT	R ₁ ,R ₂	Program Transfer	RRE	B228	q
PTLB		Purge TLB	S	B20D	p
RCHP		Reset Channel Path	S	B23B	pc
RLL	R ₁ ,R ₃ ,D ₂ (B ₂)	Rotate Left Single Logical (32)	RSE	EB1D	N3
RLLG	R ₁ ,R ₃ ,D ₂ (B ₂)	Rotate Left Single Logical (64)	RSE	EB1C	N
RP	D ₂ (B ₂)	Resume Program	S	B277	qn
RRBE	R ₁ ,R ₂	Reset Reference Bit Extended	RRE	B22A	pc
RSCH		Resume Subchannel	S	B238	pc
S	R ₁ ,D ₂ (X ₂ ,B ₂)	Subtract (32)	RX	5B	c
SAC	D ₂ (B ₂)	Set Address Space Control	S	B219	q
SACF	D ₂ (B ₂)	Set Address Space Control Fast	S	B279	q
SAL		Set Address Limit	S	B237	p
SAM24		Set Addressing Mode (24)	E	010C	N3
SAM31		Set Addressing Mode (31)	E	010D	N3
SAM64		Set Addressing Mode (64)	E	010E	N
SAR	R ₁ ,R ₂	Set Access	RRE	B24E	
SCHM		Set Channel Monitor	S	B23C	p
SCK	D ₂ (B ₂)	Set Clock	S	B204	pc
SCKC	D ₂ (B ₂)	Set Clock Comparator	S	B206	p
SCKPF		Set Clock Programmable Field	E	0107	p
SD	R ₁ ,D ₂ (X ₂ ,B ₂)	Subtract Normalized (LH)	RX	6B	c
SDB	R ₁ ,D ₂ (X ₂ ,B ₂)	Subtract (LB)	RXE	ED1B	c
SDBR	R ₁ ,R ₂	Subtract (LB)	RRE	B31B	c
SDR	R ₁ ,R ₂	Subtract Normalized (LH)	RR	2B	c
SE	R ₁ ,D ₂ (X ₂ ,B ₂)	Subtract Normalized (SH)	RX	7B	c
SEB	R ₁ ,D ₂ (X ₂ ,B ₂)	Subtract (SB)	RXE	ED0B	c
SEBR	R ₁ ,R ₂	Subtract (SB)	RRE	B30B	c
SER	R ₁ ,R ₂	Subtract Normalized (SH)	RR	3B	c
SFPC	R ₁	Set FPC	RRE	B384	
SG	R ₁ ,D ₂ (X ₂ ,B ₂)	Subtract (64)	RXE	E309	c N
SGF	R ₁ ,D ₂ (X ₂ ,B ₂)	Subtract (64 < 32)	RXE	E319	c N
SGFR	R ₁ ,R ₂	Subtract (64 < 32)	RRE	B919	c N
SGR	R ₁ ,R ₂	Subtract (64)	RRE	B909	c N
SH	R ₁ ,D ₂ (X ₂ ,B ₂)	Subtract Halfword	RX	4B	c
SIE	D ₂ (B ₂)	Start Interpretive Execution	S	B214	ip
SIGP	R ₁ ,R ₃ ,D ₂ (B ₂)	Signal Processor	RS	AE	pc
SL	R ₁ ,D ₂ (X ₂ ,B ₂)	Subtract Logical (32)	RX	5F	c
SLA	R ₁ ,D ₂ (B ₂)	Shift Left Single (32)	RS	8B	c
SLAG	R ₁ ,D ₂ (B ₂)	Shift Left Single (64)	RSE	EB0B	c N
SLB	R ₁ ,D ₂ (X ₂ ,B ₂)	Subtract Logical with Borrow (32)	RXE	E399	c N3
SLBG	R ₁ ,D ₂ (X ₂ ,B ₂)	Subtract Logical with Borrow (64)	RXE	E389	c N
SLBGR	R ₁ ,R ₂	Subtract Logical with Borrow (64)	RRE	B989	c N
SLBR	R ₁ ,R ₂	Subtract Logical with Borrow (32)	RRE	B999	c N3
SLDA	R ₁ ,D ₂ (B ₂)	Shift Left Double	RS	8F	c
SLG	R ₁ ,D ₂ (X ₂ ,B ₂)	Subtract Logical (64)	RXE	E30B	c N
SLGF	R ₁ ,D ₂ (X ₂ ,B ₂)	Subtract Logical (64 < 32)	RXE	E31B	c N
SLGFR	R ₁ ,R ₂	Subtract Logical (64 < 32)	RRE	B91B	c N
SLGR	R ₁ ,R ₂	Subtract Logical (64)	RRE	B90B	c N
SLDL	R ₁ ,D ₂ (B ₂)	Shift Left Double Logical	RS	8D	
SLL	R ₁ ,D ₂ (B ₂)	Shift Left Single Logical (32)	RS	89	
SLLG	R ₁ ,D ₂ (B ₂)	Shift Left Single Logical (64)	RSE	EB0D	N
SLR	R ₁ ,R ₂	Subtract Logical (32)	RR	1F	c
SP	D ₁ (L ₁ ,B ₁),D ₂ (L ₂ ,B ₂)	Subtract Decimal	SS	FB	c
SPKA	D ₂ (B ₂)	Set PSW Key from Address	S	B20A	q

Machine Instructions by Mnemonic (Cont'd)

Mnemonic	Operands	Name	Format	Op Code	Notes
SPM	R ₁	Set Program Mask	RR	04	n
SPT	D ₂ (B ₂)	Set CPU Timer	S	B208	p
SPX	D ₂ (B ₂)	Set Prefix	S	B210	p
SQD	R ₁ , D ₂ (X ₂ , B ₂)	Square Root (LH)	RXE	ED35	
SQDB	R ₁ , D ₂ (X ₂ , B ₂)	Square Root (LB)	RXE	ED15	
SQDBR	R ₁ , R ₂	Square Root (LB)	RRE	B315	
SQDR	R ₁ , R ₂	Square Root (LH)	RRE	B244	
SQE	R ₁ , D ₂ (X ₂ , B ₂)	Square Root (SH)	RXE	ED34	
SQEB	R ₁ , D ₂ (X ₂ , B ₂)	Square Root (SB)	RXE	ED14	
SQEBR	R ₁ , R ₂	Square Root (SB)	RRE	B314	
SQER	R ₁ , R ₂	Square Root (SH)	RRE	B245	
SQXR	R ₁ , R ₂	Square Root (EH)	RRE	B336	
SQXBR	R ₁ , R ₂	Square Root (EB)	RRE	B316	
SR	R ₁ , R ₂	Subtract (32)	RR	1B	c
SRA	R ₁ , D ₂ (B ₂)	Shift Right Single (32)	RS	8A	c
SRAG	R ₁ , D ₂ (B ₂)	Shift Right Single (64)	RSE	EB0A	c N
SRDA	R ₁ , D ₂ (B ₂)	Shift Right Double	RS	8E	c
SRDL	R ₁ , D ₂ (B ₂)	Shift Right Double Logical	RS	8C	
SRL	R ₁ , D ₂ (B ₂)	Shift Right Single Logical	RS	88	
SRLG	R ₁ , D ₂ (B ₂)	Shift Right Single Logical (32)	RSE	EB0C	N
SRNM	D ₂ (B ₂)	Set Rounding Mode	S	B299	
SRP	D ₁ (L ₁ , B ₁), D ₂ (B ₂), I ₃	Shift and Round Decimal	SS	F0	c
SRST	R ₁ , R ₂	Search String	RRE	B25E	c
SSAR	R ₁	Set Secondary ASN	RRE	B225	
SSCH	D ₂ (B ₂)	Start Subchannel	S	B233	pc
SSKE	R ₁ , R ₂	Set Storage Key Extended	RRE	B22B	p
SSM	D ₂ (B ₂)	Set System Mask	S	80	p
ST	R ₁ , D ₂ (X ₂ , B ₂)	Store (32)	RX	50	
STAM	R ₁ , R ₃ , D ₂ (B ₂)	Store Access Multiple	RS	9B	
STAP	D ₂ (B ₂)	Store CPU Address	S	B212	p
STC	R ₁ , D ₂ (X ₂ , B ₂)	Store Character	RX	42	
STCK	D ₂ (B ₂)	Store Clock	S	B205	c
STCKC	D ₂ (B ₂)	Store Clock Comparator	S	B207	p
STCKE	D ₂ (B ₂)	Store Clock Extended	S	B278	c
STCM	R ₁ , M ₃ , D ₂ (B ₂)	Store Characters under Mask (low)	RS	BE	
STCMH	R ₁ , M ₃ , D ₂ (B ₂)	Store Characters under Mask (high)	RSE	EB2C	N
STCPS	D ₂ (B ₂)	Store Channel Path Status	S	B23A	p
STCRW	D ₂ (B ₂)	Store Channel Report Word	S	B239	pc
STCTG	R ₁ , R ₃ , D ₂ (B ₂)	Store Control (64)	RSE	EB25	p N
STCTL	R ₁ , R ₃ , D ₂ (B ₂)	Store Control (32)	RS	B6	p
STD	R ₁ , D ₂ (X ₂ , B ₂)	Store (L)	RX	60	
STE	R ₁ , D ₂ (X ₂ , B ₂)	Store (S)	RX	70	
STFL	D ₂ (B ₂)	Store Facility List	S	B2B1	p N3
STFPC	D ₂ (B ₂)	Store FPC	S	B29C	
STG	R ₁ , D ₂ (X ₂ , B ₂)	Store (64)	RXE	E324	N
STH	R ₁ , D ₂ (X ₂ , B ₂)	Store Halfword	RX	40	
STIDP	D ₂ (B ₂)	Store CPU ID	S	B202	p
STM	R ₁ , R ₃ , D ₂ (B ₂)	Store Multiple (32)	RS	90	
STMG	R ₁ , R ₃ , D ₂ (B ₂)	Store Multiple (64)	RSE	EB24	N
STMH	R ₁ , R ₃ , D ₂ (B ₂)	Store Multiple High	RSE	EB26	N
STNSM	D ₁ (B ₁), I ₂	Store Then And System Mask	SI	AC	p
STOSM	D ₁ (B ₁), I ₂	Store Then Or System Mask	SI	AD	p
STPQ	R ₁ , D ₂ (X ₂ , B ₂)	Store Pair to Quadword	RXE	E38E	N
STPT	D ₂ (B ₂)	Store CPU Timer	S	B209	p
STPX	D ₂ (B ₂)	Store Prefix	S	B211	p
STRAG	D ₁ (B ₁), D ₂ (B ₂)	Store Real Address	SSE	E502	p N
STRV	R ₁ , D ₂ (X ₂ , B ₂)	Store Reversed (32)	RXE	E33E	N3
STRVG	R ₁ , D ₂ (X ₂ , B ₂)	Store Reversed (64)	RXE	E32F	N
STRVH	R ₁ , D ₂ (X ₂ , B ₂)	Store Reversed (16)	RXE	E33F	N3
STSI	D ₂ (B ₂)	Store System Information	S	B27D	pc
STSCH	D ₂ (B ₂)	Store Subchannel	S	B234	pc
STURA	R ₁ , R ₂	Store Using Real Address (32)	RRE	B246	p
STURG	R ₁ , R ₂	Store Using Real Address (64)	RRE	B925	p N
SU	R ₁ , D ₂ (X ₂ , B ₂)	Subtract Unnormalized (SH)	RX	7F	c
SUR	R ₁ , R ₂	Subtract Unnormalized (SH)	RR	3F	c
SVC	I	Supervisor Call	RR	0A	
SW	R ₁ , D ₂ (X ₂ , B ₂)	Subtract Unnormalized (LH)	RX	6F	c
SWR	R ₁ , R ₂	Subtract Unnormalized (LH)	RR	2F	c
SXBR	R ₁ , D ₂	Subtract (EB)	RRE	B34B	c
SXR	R ₁ , D ₂	Subtract Normalized (EH)	RR	37	c
TAM		Test Addressing Mode	E	010B	c N3
TAR	R ₁ , R ₂	Test Access	RRE	B24C	c
TB	R ₁ , R ₂	Test Block	RRE	B22C	ipc
TBDR	R ₁ , M ₃ , R ₂	Convert HFP to BFP (LB < LH)	RRF	B351	c
TBEDR	R ₁ , M ₃ , R ₂	Convert HFP to BFP (SB < LH)	RRF	B350	c
TCDB	R ₁ , D ₂ (X ₂ , B ₂)	Test Data Class (LB)	RXE	ED11	c
TCEB	R ₁ , D ₂ (X ₂ , B ₂)	Test Data Class (SB)	RXE	ED10	c
TCXB	R ₁ , D ₂ (X ₂ , B ₂)	Test Data Class (EB)	RXE	ED12	c
THDER	R ₁ , R ₂	Convert BFP to HFP (LH < SB)	RRE	B358	c

Mnemonic	Operands	Name	Format	Op Code	Notes
THDR	R ₁ ,R ₂	Convert BFP to HFP (LH < LB)	RRE	B359	c
TM	D ₁ (B ₁),I ₂	Test under Mask	SI	91	c
TMH	R ₁ ,I ₂	Test under Mask High	RI	A70	c
TMHH	R ₁ ,I ₂	Test under Mask (high high)	RI	A72	c N
TMHL	R ₁ ,I ₂	Test under Mask (high low)	RI	A73	c N
TML	R ₁ ,I ₂	Test under Mask Low	RI	A71	c
TMLH	R ₁ ,I ₂	Test under Mask (low high)	RI	A70	c N
TMLL	R ₁ ,I ₂	Test under Mask (low low)	RI	A71	c N
TP	D ₁ (L ₁ ,B ₁)	Test Decimal	RSL	EBC0	c E2
TPI	D ₂ (B ₂)	Test Pending Interruption	S	B236	pc
TPROT	D ₁ (B ₁),D ₂ (B ₂)	Test Protection	SSE	E501	pc
TR	D ₁ (L ₁ ,B ₁),D ₂ (B ₂)	Translate	SS	DC	
TRACE	R ₁ ,R ₃ ,D ₂ (B ₂)	Trace (32)	RS	99	p
TRACG	R ₁ ,R ₃ ,D ₂ (B ₂)	Trace (64)	RSE	EB0F	p N
TRAP2		Trap	E	01FF	
TRAP4	D ₂ (B ₂)	Trap	S	B2FF	
TRE	R ₁ ,R ₂	Translate Extended	RRE	B2A5	c
TROO	R ₁ ,R ₂	Translate One to One	RRE	B993	c E2
TROT	R ₁ ,R ₂	Translate One to Two	RRE	B992	c E2
TRT	D ₁ (L ₁ ,B ₁),D ₂ (B ₂)	Translate and Test	SS	DD	c
TRTO	R ₁ ,R ₂	Translate Two to One	RRE	B991	c E2
TRTT	R ₁ ,R ₂	Translate Two to Two	RRE	B990	c E2
TS	D ₂ (B ₂)	Test and Set	S	93	c
TSCH	D ₂ (B ₂)	Test Subchannel	S	B235	pc
UNPK	D ₁ (L ₁ ,B ₁),D ₂ (L ₂ ,B ₂)	Unpack	SS	F3	
UNPKA	D ₁ (L ₁ ,B ₁),D ₂ (B ₂)	Unpack ASCII	SS	EA	c E2
UNPKU	D ₁ (L ₁ ,B ₁),D ₂ (B ₂)	Unpack Unicode	SS	E2	c E2
UPT		Update Tree	E	0102	ic
X	R ₁ ,D ₂ (X ₂ ,B ₂)	Exclusive Or (32)	RX	57	c
XC	D ₁ (L ₁ ,B ₁),D ₂ (B ₂)	Exclusive Or (character)	SS	D7	c
XG	R ₁ ,D ₂ (X ₂ ,B ₂)	Exclusive Or (64)	RXE	E392	c N
XGR	R ₁ ,R ₂	Exclusive Or (64)	RRE	B982	c N
XI	D ₁ (B ₁),I ₂	Exclusive Or (immediate)	SI	97	c
XR	R ₁ ,R ₂	Exclusive Or (32)	RR	17	c
XSCH		Cancel Subchannel	S	B276	pc
ZAP	D ₁ (L ₁ ,B ₁),D ₂ (L ₂ ,B ₂)	Zero and Add	SS	F8	c
---	Model-dependent	Diagnose	--	83	pu

Floating-Point Operand Lengths and Types:

E	Extended (binary or hex)
EB	Extended binary
EH	Extended hex
L	Long (binary or hex)
LB	Long binary
LH	Long hex
S	Short (binary or hex)
SB	Short binary
SH	Short hex

Notes:

c	Condition code set
i	Interruptible instruction
n	New condition code loaded
p	Privileged instruction
q	Semiprivileged instruction
E2	Extended-translation facility 2
ES	Expanded-storage facility
N	Instruction new in z/Architecture compared to ESA/390
N3	Instruction new in z/Architecture compared to ESA/390 and added to ESA/390

Machine Instructions by Operation Code

Op Code	Mnemonic
0101	PR
0102	UPT
0107	SCKPF
010B	TAM
010C	SAM24
010D	SAM31
010E	SAM64
01FF	TRAP2
04	SPM
05	BALR
06	BCTR
07	BCR
0A	SVC
0B	BSM
0C	BASSM
0D	BASSR
0E	MVCL
0F	CLCL
10	LPR
11	LNR
12	LTR
13	LCR
14	NR
15	CLR
16	OR

Op Code	Mnemonic
17	XR
18	LR
19	CR
1A	AR
1B	SR
1C	MR
1D	DR
1E	ALR
1F	SLR
20	LPDR
21	LNDR
22	LTDR
23	LCDR
24	HDR
25	LDXR
25	LRDR
26	MXR
27	MXDR
28	LDR
29	CDR
2A	ADR
2B	SDR
2C	MDR
2D	DDR
2E	AWR

Op Code	Mnemonic
2F	SWR
30	LPER
31	LNER
32	LTER
33	LCER
34	HER
35	LEDR
35	LRER
36	AXR
37	SXR
38	LER
39	CER
3A	AER
3B	SER
3C	MDER
3C	MER
3D	DER
3E	AUR
3F	SUR
40	STH
41	LA
42	STC
43	IC
44	EX
45	BAL

Machine Instructions by Operation Code (Cont'd)

Op Code	Mne-monic
46	BCT
47	BC
48	LH
49	CH
4A	AH
4B	SH
4C	MH
4D	BAS
4E	CVD
4F	CVB
50	ST
51	LAE
54	N
55	CL
56	O
57	X
58	L
59	C
5A	A
5B	S
5C	M
5D	D
5E	AL
5F	SL
60	STD
67	MXD
68	LD
69	CD
6A	AD
6B	SD
6C	MD
6D	DD
6E	AW
6F	SW
70	STE
71	MS
78	LE
79	CE
7A	AE
7B	SE
7C	MDE
7C	ME
7D	DE
7E	AU
7F	SU
80	SSM
82	LPSW
83	Diagnose
84	BRXH
85	BRXLE
86	BXH
87	BXLE
88	SRL
89	SLL
8A	SRA
8B	SLA
8C	SRDL
8D	SLDL
8E	SRDA
8F	SLDA
90	STM
91	TM
92	MVI
93	TS
94	NI
95	CLI
96	OI
97	XI
98	LM
99	TRACE
9A	LAM
9B	STAM
A50	IIHH
A51	IIHL
A52	IILH
A53	IILL
A54	NIHH
A55	NIHL
A56	NILH
A57	NILL
A58	OIHH
A59	OIHL
A5A	OILH
A5B	OILL
A5C	LLIHH
A5D	LLIHL
A5E	LLIHL
A5F	LLILL
A70	TMLH
A70	TMH
A71	TMLL
A71	TML
A72	TMHH
A73	TMHL

Op Code	Mne-monic
A74	BRC
A75	BRAS
A76	BRCT
A77	BRCTG
A78	LHI
A79	LGHI
A7A	AHI
A7B	AGHI
A7C	MHI
A7D	MGHI
A7E	CHI
A7F	CGHI
A8	MVCL
A8	CLCLE
AC	STNSM
AD	STOSM
AE	SIGP
AF	MC
B1	LRA
B202	STIDP
B204	SCK
B205	STCK
B206	SCKC
B207	STCKC
B208	SPT
B209	STPT
B20A	SPKA
B20B	IPK
B20D	PTLB
B210	SPX
B211	STPX
B212	STAP
B214	SIE
B218	PC
B219	SAC
B21A	CFC
B221	IPTE
B222	IPM
B223	IVSK
B224	IAC
B225	SSAR
B226	EPAR
B227	ESAR
B228	PT
B229	ISKE
B22A	RRBE
B22B	SSKE
B22C	TB
B22D	DXR
B22E	PGIN
B22F	PGOUT
B230	CSCH
B231	HSCH
B232	MSCH
B233	SSCH
B234	STSCH
B235	TSCH
B236	TPI
B237	SAL
B238	RSCH
B239	STCRW
B23A	STCPS
B23B	RCHP
B23C	SCHM
B240	BAKR
B241	CKSM
B244	SQDR
B245	SQER
B246	STURA
B247	MSTA
B248	PALB
B249	EREG
B24A	ESTA
B24B	LURA
B24C	TAR
B24D	CPYA
B24E	SAR
B24F	EAR
B250	CSP
B252	MSR
B254	MVPG
B255	MVST
B257	CUSE
B258	BSG
B25A	BSA
B25D	CLST
B25E	SRST
B263	CMPSC
B276	XSCH
B277	RP
B278	STCKE
B279	SACF
B27D	STSI
B299	SRNM

Op Code	Mne-monic
B29C	STFPC
B29D	LFPC
B2A5	TRE
B2A6	CUUTF
B2A7	CUTFU
B2B1	STFL
B2B2	LPSWE
B2FF	TRAP4
B300	LPEBR
B301	LNEBR
B302	LTEBR
B303	LCEBR
B304	LDEBR
B305	LXDBR
B306	LXEBR
B307	MXDBR
B308	KEBR
B309	CEBR
B30A	AEBR
B30B	SEBR
B30C	MDEBR
B30D	DEBR
B30E	MAEBR
B30F	MSEBR
B310	LPDBR
B311	LNDBR
B312	LTDBR
B313	LCDBR
B314	SQEBR
B315	SQDBR
B316	SQXBR
B317	MEEBR
B318	KDBR
B319	CDBR
B31A	ADBR
B31B	SDBR
B31C	MDBR
B31D	DDBR
B31E	MADBR
B31F	MSDBR
B324	LDER
B325	LXDR
B326	LXER
B336	SQXR
B337	MEER
B340	LPXBR
B341	LNXBR
B342	LTXBR
B343	LCXBR
B344	LEDBR
B345	LDXBR
B346	LEXBR
B347	FIXBR
B348	KXBR
B349	CXBR
B34A	AXBR
B34B	SXBR
B34C	MXBR
B34D	DXBR
B350	TBEDR
B351	TBDR
B353	DIEBR
B357	FIEBR
B358	THDER
B359	THDR
B35B	DIDBR
B35F	FIDBR
B360	LPXR
B361	LNXR
B362	LTXR
B363	LCXR
B365	LXR
B366	LEXR
B367	FIXR
B369	CXR
B374	LZER
B375	LZDR
B376	LZXR
B377	FIER
B37F	FIDR
B384	SFPC
B38C	EFPC
B394	CEFBR
B395	CFBFR
B396	CFXBR
B398	CFEBR
B399	CFDBR
B39A	CFXBR
B3A4	CEGBR
B3A5	CDGBR
B3A6	CXGBR
B3A8	CGEBR
B3A9	CGDBR
B3AA	CGXBR

Machine Instructions by Operation Code (Cont'd)

Op Code	Mne-monic
B3B4	CEFR
B3B5	CDFR
B3B6	CXFR
B3B8	CFER
B3B9	CFDR
B3BA	CFXR
B3C4	CEGR
B3C5	CDGR
B3C6	CXGR
B3C8	CGER
B3C9	CGDR
B3CA	CGXR
B6	STCTL
B7	LCTL
B900	LPGR
B901	LNGR
B902	LTGR
B903	LCGR
B904	LGR
B905	LURAG
B908	AGR
B909	SGR
B90A	ALGR
B90B	SLGR
B90C	MSGR
B90D	DSGR
B90E	EREGG
B90F	LRVGR
B910	LPGFR
B911	LNGFR
B912	LTGFR
B913	LCGFR
B914	LLGFR
B916	LCGR
B917	LLGTR
B918	AGFR
B919	SGFR
B91A	ALGFR
B91B	SLGFR
B91C	MSGFR
B91D	DSGFR
B91F	LRVR
B920	CGR
B921	CLGR
B925	STURG
B930	CGFR
B931	CLGFR
B946	BCTGR
B980	NGR
B981	OGR
B982	XGR
B986	MLGR
B987	DLGR
B988	ALCGR
B989	SLBGR
B99D	EPSW
B990	TRTT
B991	TRTO
B992	TROT
B993	TROO
B996	MLR
B997	DLR
B998	ALCR
B999	SLBR
B99D	ESEA
BA	CS
BB	CDS
BD	CLM
BE	STCM
BF	ICM
C00	LARL
C04	BRCL
C05	BRASL
D1	MVN
D2	MVC
D3	MVZ
D4	NC
D5	CLC
D6	OC
D7	XC
D9	MVCK
DA	MVCP
DB	MVCS
DC	TR
DD	TRT
DE	ED
DF	EDMK
E1	PKU
E2	UNPKU
E303	LRAG
E304	LG
E308	AG
E309	SG
E30A	ALG

Op Code	Mne-monic
E30B	SLG
E30C	MSG
E30D	DSG
E30E	CVBG
E30F	LRVG
E314	LGF
E315	LGH
E316	LLGF
E317	LLGT
E318	AGF
E319	SGF
E31A	ALGF
E31B	SLGF
E31C	MSGF
E31D	DSGF
E31E	LRV
E31F	LRVH
E320	CG
E321	CLG
E324	STG
E32E	CVDG
E32F	STRVG
E330	CGF
E331	CLGF
E33E	STRV
E33F	STRVH
E346	BCTG
E380	NG
E381	OG
E382	XG
E386	MLG
E387	DLG
E388	ALCG
E389	SLBG
E38E	STPQ
E38F	LPQ
E390	LLGC
E391	LLGH
E396	ML
E397	DL
E398	ALC
E399	SLB
E500	LASP
E501	TPROT
E502	STRAG
E50E	MVCSK
E50F	MVCDK
E8	MVCIN
E9	PKA
EA	UNPKA
EB04	LMG
EB0A	SRAG
EB0B	SLAG
EB0C	SRLG
EB0D	SLLG
EB0F	TRACG
EB1C	RLG
EB1D	RL
EB20	CLMH
EB24	STMG
EB25	STCTG
EB26	STMH
EB2C	STCMH
EB2F	LCTLG
EB30	CSG
EB3E	CDSG
EB44	BXHG
EB45	BXLEG
EB80	ICMH
EB8E	MVCLU
EB8F	CLCLU
EB96	LMH
EBC0	TP
EC44	BRXHG
EC45	BRXLG
ED04	LDEB
ED05	LXDB
ED06	LXEB
ED07	MXDB
ED08	KEB
ED09	CEB
ED0A	AEB
ED0B	SEB
ED0C	MDEB
ED0D	DEB
ED0E	MAEB
ED0F	MSEB
ED10	TCEB
ED11	TCDB
ED12	TCXB
ED14	SQEB
ED15	SQDB
ED17	MEEB
ED18	KDB

Op Code	Mne-monic
ED19	CDB
ED1A	ADB
ED1B	SDB
ED1C	MDB
ED1D	DDB
ED1E	MADB
ED1F	MSDB
ED24	LDE
ED25	LXD
ED26	LXE
ED34	SQE
ED35	SQD
ED37	MEE
EE	PLO
EF	LMD
F0	SRP
F1	MVO
F2	PACK
F3	UNPK
F8	ZAP
F9	CP
FA	AP
FB	SP
FC	MP
FD	DP

Condition Codes

Condition Code →	0	1	2	3
Mask Bit Value →	8	4	2	1
General Instructions				
Add	Zero	< Zero	> Zero	Overflow
Add Halfword	Zero	< Zero	> Zero	Overflow
Add Halfword Immediate	Zero	< Zero	> Zero	Overflow
Add Logical	Zero, no carry	Not zero, no carry	Zero, carry	Not zero, carry
Add Logical with Carry	Zero, no carry	Not zero, no carry	Zero, carry	Not zero, carry
And	Zero	Not zero	----	----
And Immediate	Sixteen bits zero	Sixteen bits not zero	----	----
Checksum	Checksum complete	----	----	CPU-determined completion
Compare	Equal	First op low	First op high	----
Compare and Form Codeword	Equal	First op low and ctl = 0, or first op high and ctl = 1	First op high and ctl = 0, or first op low and ctl = 1	----
Compare and Swap	Equal	Not equal	----	----
Compare Double and Swap	Equal	Not equal	----	----
Compare Halfword	Equal	First op low	First op high	----
Compare Halfword Immediate	Equal	First op low	First op high	----
Compare Logical	Equal	First op low	First op high	----
Compare Logical Characters under Mask	Equal, or Mask is zero	First op low	First op high	----
Compare Logical Long	Equal	First op low	First op high	----
Compare Logical Long Extended	Equal	First op low	First op high	CPU-determined completion
Compare Logical Long Unicode	Equal	First op low	First op high	CPU-determined completion
Compare Logical String	Equal	First op low	First op high	CPU-determined completion
Compare until Substring Equal	Equal substring	Last bytes equal	Last bytes unequal	CPU-determined completion
Compression Call	Second op end	First op end, not second op end	----	CPU-determined completion
Convert Unicode to UTF-8	Data processed	First op full	----	CPU-determined completion
Convert UTF-8 to Unicode	Data processed	First op full	----	CPU-determined completion
Exclusive Or Insert Characters under Mask	Zero All zero, or mask is zero	Not zero Leftmost bit = 1	Not zero, but with leftmost bit = 0	----
Load and Test	Zero	< Zero	> Zero	----
Load Complement	Zero	< Zero	> Zero	Overflow
Load Negative	Zero	< Zero	----	----
Load Positive	Zero	----	> Zero	Overflow
Move Long	Operand lengths equal	First op shorter	First op longer	Overlap
Move Long Extended	Operand lengths equal	First op shorter	First op longer	CPU-determined completion
Move Long Unicode	Operand lengths equal	First op shorter	First op longer	CPU-determined completion
Move Page	Data moved	First op invalid, both valid in ES, locked, or ES error	Second op invalid	----
Move String	----	Second op moved	----	CPU-determined completion
Or	Zero	Not zero	----	----
Or Immediate	Sixteen bits zero	Sixteen bits not zero	----	----

Condition Code →	0	1	2	3
Mask Bit Value →	8	4	2	1
Perform Locked Operation (test bit zero)	Equal	First op not equal	First op equal, third op not equal	----
Perform Locked Operation (test bit one)	Code valid	----	----	Code invalid
Search String	----	Character found	Character not found	CPU-determined completion
Set Program Mask	See Note	See Note	See Note	See Note
Shift Left Double	Zero	< Zero	> Zero	Overflow
Shift Left Single	Zero	< Zero	> Zero	Overflow
Shift Right Double	Zero	< Zero	> Zero	----
Shift Right Single	Zero	< Zero	> Zero	----
Store Clock	Set state	Not-set state	Error state	Stopped state or not operational
Store Clock	Set state	Not-set state	Error state	Stopped state or not operational
Subtract	Zero	< Zero	> Zero	Overflow
Subtract Halfword	Zero	< Zero	> Zero	Overflow
Subtract Logical	----	Not zero, borrow	Zero, no borrow	Not zero, no borrow
Subtract Logical with Borrow	Zero, borrow	Not zero, borrow	Zero, no borrow	Not zero, no borrow
Test Addressing Mode	24-bit mode	31-bit mode	----	----
Test and Set	Leftmost bit zero	Leftmost bit one	----	----
Test under Mask (TM)	All zeros, or mask is zero	Mixed 0's and 1's	---	All ones
Test under Mask (TMHH, TMHL, TMLH, TMLL)	All zeros or mask is zero	Mixed 0's and 1's and leftmost bit zero	Mixed 0's and 1's and leftmost bit one	All ones
Test under Mask High, Low	All zeros or mask is zero	Mixed 0's and 1's and leftmost bit zero	Mixed 0's and 1's and leftmost bit one	All ones
Translate and Test	All zeros	Not zero, scan incomplete	Not zero, scan complete	----
Translate Extended	Data processed	First op byte equal	----	CPU-determined completion
Translate One to One, One to Two, Two to One, Two to Two	Character not found	Character found	----	CPU determined completion
Unpack ASCII	Sign plus	Sign minus	----	Sign invalid
Unpack Unicode	Sign plus	Sign minus	----	Sign invalid
Update Tree	Compare equal at current node on path	Path complete, no nodes compared equal	----	Path not complete and compared register negative
Decimal Instructions				
Add Decimal	Zero	< Zero	> Zero	Overflow
Compare Decimal	Equal	First op low	First op high	----
Edit	Zero	< Zero	> Zero	----
Edit and Mark	Zero	< Zero	> Zero	----
Shift and Round	Zero	< Zero	> Zero	Overflow
Decimal				
Subtract Decimal	Zero	< Zero	> Zero	Overflow
Test Decimal	Digits and sign valid	Sign invalid	Digit invalid	Sign and digit invalid
Zero and Add	Zero	< Zero	> Zero	Overflow
Floating-Point Instructions				
Add	Zero	< Zero	> Zero	NaN
Add Normalized	Zero	< Zero	> Zero	----
Add Unnormalized	Zero	< Zero	> Zero	----
Compare (BFP)	Equal	First op low	First op high	Unordered
Compare (HFP)	Equal	First op low	First op high	----
Compare and Signal	Equal	First op low	First op high	Unordered
Convert BFP to HFP	Zero	< Zero	> Zero	Special case
Convert HFP to BFP	Zero	< Zero	> Zero	Special case

Condition Codes (Cont'd)

Condition Code →	0	1	2	3
Mask Bit Value →	8	4	2	1
Convert to Fixed	Zero	< Zero	> Zero	Special case
Divide to Integer	Remainder complete, quotient normal	Remainder complete, quotient overflow or NaN	Remainder incomplete, quotient normal	Remainder incomplete, quotient overflow or NaN
Load and Test (BFP)	Zero	< Zero	> Zero	NaN
Load and Test (HFP)	Zero	< Zero	> Zero	----
Load Complement (BFP)	Zero	< Zero	> Zero	NaN
Load Complement (HFP)	Zero	< Zero	> Zero	----
Load Negative (BFP)	Zero	< Zero	----	NaN
Load Negative (HFP)	Zero	< Zero	----	----
Load Positive (BFP)	Zero	----	> Zero	NaN
Load Positive (HFP)	Zero	----	> Zero	----
Subtract	Zero	< Zero	> Zero	NaN
Subtract Normalized	Zero	< Zero	> Zero	----
Subtract Unnormalized	Zero	< Zero	> Zero	----
Test Data Class	Zero (no match)	One (match)	----	----
Control Instructions				
Compare and Swap and Purge	Equal	Not equal	----	----
Diagnose	See note	See note	See note	See note
Extract Stacked State	See note	See note	----	----
Insert Address Space Control	Primary-space mode	Secondary-space mode	Access-register mode	Home-space mode
Load Address Space Parameters	Parameters loaded	Primary not available	Secondary not authorized or not available	Space-switch event
Load PSW	See note	See note	See note	See note
Load PSW Extended	See note	See note	See note	See note
Load Real Address	Translation available	Segment-table entry invalid	Page-table entry invalid	See note
Move to Primary	Length ≤ 256	----	----	Length > 256
Move to Secondary	Length ≤ 256	----	----	Length > 256
Move with Key	Length ≤ 256	----	----	Length > 256
Page In	Operation completed	ES data error	----	ES block not available
Page Out	Operation completed	ES data error	----	ES block not available
Program Return	See note	See note	See note	See note
Reset Reference Bit Extended	Ref = 0, Chg = 0	Ref = 0, Chg = 1	Ref = 1, Chg = 0	Ref = 1, Chg = 1
Resume Program	See note	See note	See note	See note
Set Clock	Set	Secure	----	Not operational
Signal Processor	Accepted	Status stored	Busy	Not operational
Store System Information	Info provided	----	----	Info not available
Test Access	ALET = 0	ALET uses DUALD	ALET uses PSALD	ALET = 1 or causes ART exception
Test Block	Usable	Unusable	----	----
Test Protection	Fetch and store allowed	Fetch allowed; no store allowed	No fetch or store allowed	Translation not available
Input/Output Instructions				
Cancel Subchannel	Function started	----	----	Not operational
Clear Subchannel	Function started	----	----	Not operational

Condition Code →	0	1	2	3
Mask Bit Value →	8	4	2	1
Halt Subchannel	Function started	Nonintermediate status pending	Busy	Not operational
Modify Subchannel	Function executed	Status pending	Busy	Not operational
Reset Channel Path	Function started	----	Busy	Not operational
Resume Subchannel	Function started	Status pending	Not applicable	Not operational
Start Subchannel	Function started	Status pending	Busy	Not operational
Store Channel Report Word	CRW stored	Zeros stored	----	----
Store Subchannel	SCHIB stored	----	----	Not operational
Test Pending Interruption	Interruption not pending	Interruption code stored	----	----
Test Subchannel	Status was pending	Status was not pending	----	Not operational

Notes:

For Diagnose, the resulting condition code is model-dependent.

For Load Real Address, condition code 3 is set if address-space-control element not available, region-table entry outside table or invalid, segment-table entry outside table, or, for LRA in 24- or 31-bit mode when bits 0-32 of entry address not all zeros, segment- or page-table entry invalid.

For Load PSW, Load PSW Extended, and Resume Program, the condition code is loaded from the condition-code field of the second operand.

For Set Program Mask, the condition code is loaded from bit positions 2 and 3 of the first operand.

Operand of Store Clock

Bits 0-63 of Time-of-Day (TOD) Clock

0 63

Note: Bit 51 of the TOD clock corresponds to one microsecond.

Operand of Store Clock Extended

Zeros	Time-of-Day (TOD) Clock	Programmable Field
-------	-------------------------	-----------------------

0 8 112 127

Note: Bit 51 of the TOD clock (bit 59 of the operand) corresponds to one microsecond.

Assembler Instructions

Function	Mnemonic	Meaning
Option control	*PROCESS	Specify assembler options
	ACONTROL	Dynamically modify options
Data definition	CCW	Define channel command word
	CCW0	Define format-0 channel command word
	CCW1	Define format-1 channel command word
	DC	Define constant
	DS	Define storage

Assembler Instructions (Cont'd)

Function	Mnemonic	Meaning
Program sectioning and linking	ALIAS	Rename external symbol
	AMODE	Specify addressing mode
	CATTR	Define class name and attributes
	COM	Identify common control section
	CSECT	Identify control section
	CXD	Cumulative length of external dummy section
	DSECT	Identify dummy section
	DXD	Define external dummy section
	ENTRY	Identify entry-point symbol
	EXTRN	Identify external symbol
	LOCTR	Specify multiple location counters
	RMODE	Specify residence mode
	RSECT	Identify read-only control section
	START	Start assembly
	WXTRN	Identify weak external symbol
XATTR	Declare external symbol attributes	
Base register assignment	DROP	Drop base address register
	USING	Use base address and register
Control of listings	AEJECT	Start new page in macro definition
	ASPACE	Space lines in macro definition
	CEJECT	Conditional start new page
	EJECT	Start new page
	PRINT	Print optional data
	SPACE	Space listing
TITLE	Identify assembly output	
Program control	ADATA	Provide data for SYSADATA file
	CNOP	Conditional no operation
	COPY	Copy predefined source coding
	END	End assembly
	EQU	Equate symbol
	EXITCTL	Program control data for I/O exits
	ICTL	Input format control
	ISEQ	Input sequence checking
	LORG	Begin literal pool
	OPSYN	Equate operation code
	ORG	Set location counter
	POP	Restore ACONTROL, PRINT, or USING status
	PUNCH	Punch a card
	PUSH	Save current ACONTROL, PRINT, or USING status
	REPRO	Reproduce following card
Conditional assembly	ACTR	Conditional assembly branch counter
	AGO	Unconditional branch
	AIF	Conditional branch
	AINsert	Create input record
	ANOP	Assembly no operation
	AREAD	Assign input record to SETC symbol
	GBLA	Define global SETA symbol
	GBLB	Define global SETB symbol
	GBLC	Define global SETC symbol
	LCLA	Define local SETA symbol
	LCLB	Define local SETB symbol
	LCLC	Define local SETC symbol
	MHELP	Trace macro flow
	MNOTE	Generate error message
	SETA	Set arithmetic variable symbol
	SETAF	Set arithmetic variable symbol from external function
	SETB	Set binary variable symbol
	SETC	Set character variable symbol
SETCF	Set character variable symbol from external function	
Macro definition	MACRO	Macro definition header
	MEND	Macro definition trailer
	MEXIT	Macro definition exit

Source: SC26-4840.

Extended-Mnemonic Instructions for Branch on Condition

Use	Extended Mnemonic ^A (RX or RR)	Meaning	Machine Instr. ^A (RX or RR)
General	B or BR NOP or NOPR	Unconditional Branch No Operation	BC or BCR 15, BC or BCR 0,
After Compare Instructions (A:B)	BH or BHR BL or BLR BE or BER BNH or BNHR BNL or BNLR BNE or BNER	Branch on A High Branch on A Low Branch on A Equal B Branch on A Not High Branch on A Not Low Branch on A Not Equal B	BC or BCR 2, BC or BCR 4, BC or BCR 8, BC or BCR 13, BC or BCR 11, BC or BCR 7,
After Arithmetic Instructions	BP or BPR BM or BMR BZ or BZR BO or BOR BNP or BNPR BNM or BNMR BNZ or BNZR BNO or BNOR	Branch on Plus Branch on Minus Branch on Zero Branch on Overflow Branch on Not Plus Branch on Not Minus Branch on Not Zero Branch on No Overflow	BC or BCR 2, BC or BCR 4, BC or BCR 8, BC or BCR 1, BC or BCR 13, BC or BCR 11, BC or BCR 7, BC or BCR 14,
After Test under Mask instruction	BO or BOR BM or BMR BZ or BZR BNO or BNOR BNM or BNMR BNZ or BNZR	Branch if Ones Branch if Mixed Branch if Zeros Branch if Not Ones Branch if Not Mixed Branch if Not Zeros	BC or BCR 1, BC or BCR 4, BC or BCR 8, BC or BCR 14, BC or BCR 11, BC or BCR 7,

Source: SC26-4940.

^ASecond operand, not shown, is D₂ (X₂, B₂) for RX format and R₂ for RR format.


Extended-Mnemonic Instructions for Relative-Branch Instructions

Use	Extended Mnemonic	Meaning	Machine Instr.
General Branch Rel. on Condition	BRU or J BRUL or JLU JNOP ^A	Unconditional Branch Relative Unconditional Branch Relative No Operation	BRC 15, _{1,2} BRCL 15, _{1,2} BRC 0, _{1,2}
After Compare Instructions (A:B)	BRH or JH ^A BRL or JL ^A BRE or JE ^A BRNH or JNH ^A BRNL or JNL ^A BRNE or JNE ^A	Branch Relative on A High Branch Relative on A Low Branch Relative on A Equal B Branch Relative on A Not High Branch Relative on A Not Low Branch Relative on A Not Equal B	BRC 2, _{1,2} BRC 4, _{1,2} BRC 8, _{1,2} BRC 13, _{1,2} BRC 11, _{1,2} BRC 7, _{1,2}
After Arithmetic Instructions	BRP or JP ^A BRM or JM ^A BRZ or JZ ^A BRO or JO ^A BRNP or JNP ^A BRNM or JNM ^A BRNZ or JNZ ^A BRNO or JNO ^A	Branch Relative on Plus Branch Relative on Minus Branch Relative on Zero Branch Relative on Overflow Branch Relative on Not Plus Branch Relative on Not Minus Branch Relative on Not Zero Branch Relative on No Overflow	BRC 2, _{1,2} BRC 4, _{1,2} BRC 8, _{1,2} BRC 1, _{1,2} BRC 13, _{1,2} BRC 11, _{1,2} BRC 7, _{1,2} BRC 14, _{1,2}
After Test under Mask instruction	BRO or JO ^A BRM or JM ^A BRZ or JZ ^A BRNO or JNO ^A BRNM or JNM ^A BRNZ or JNZ ^A	Branch Relative if Ones Branch Relative if Mixed Branch Relative if Zeros Branch Relative if Not Ones Branch Relative if Not Mixed Branch Relative if Not Zeros	BRC 1, _{1,2} BRC 4, _{1,2} BRC 8, _{1,2} BRC 14, _{1,2} BRC 11, _{1,2} BRC 7, _{1,2}
Non-Branch Relative on Condition	JAS JASL JCT JCTG JXH JXHG JXLE JXLEG	Branch Relative and Save Branch Relative and Save Long Branch Relative on Count Branch Relative on Count Branch Relative on Index High Branch Relative on Index High Br. Rel. on Index Low or Equal Br. Rel. on Index Low or Equal	BRAS R ₁ , _{1,2} BRASL R ₁ , _{1,2} BRCT R ₁ , _{1,2} BRCTG R ₁ , _{1,2} BRXH R ₁ ,R ₃ , _{1,2} BRXHG R ₁ ,R ₃ , _{1,2} BRXLE R ₁ ,R ₃ , _{1,2} BRXLG R ₁ ,R ₃ , _{1,2}

Source: SC26-4940.

^ATo obtain BRCL instead of BRC, add L at the end of the B mnemonic or insert L after the J of the J mnemonic. For example, change BRNZ or JNZ to BRNZL or JNLZ.

CNOP Alignment



Source: SC26-4840.

Summary of Constants

Type	Implied Length, Bytes	Alignment	Format	Truncation/ Padding
A	4	Word	Value of address	Left
AD	8	Doubleword	Value of address	Left
B	-	Byte	Binary digits	Left
C	-	Byte	Characters	Right
CU	-	Byte	Characters, translated to Unicode	Right
D	8	Doubleword	Long hex floating point	Right
DB	8	Doubleword	Long binary floating point	Right
DH	8	Doubleword	Long hex floating point	Right
E	4	Word	Short hex floating point	Right
EB	4	Word	Short binary floating point	Right
EH	4	Word	Short hex floating point	Right
F	4	Word	Fixed-point binary	Left
FD	8	Doubleword	Fixed-point binary	Left
G	Even	Byte	Graphic (double-byte) characters	Right
H	2	Halfword	Fixed-point binary	Left
J	4	Word	Symbol naming a DXD, DSECT, or class	Left
L	16	Doubleword	Extended hex floating point	Right
LB	16	Doubleword	Extended binary floating point	Right
LH	16	Doubleword	Extended hex floating point	Right
P	-	Byte	Packed decimal	Left
Q	4	Word	Symbol naming a DXD or DSECT	Left
R	4	Word	PSECT address value	Left
S	2	Halfword	Address in base-displacement form	-
V	4	Word	Externally defined address value	-
X	-	Byte	Hexadecimal digits	Left
Y	2	Halfword	Value of address	Left
Z	-	Byte	Zoned decimal	Left

Source: SC26-4840.

Fixed Storage Locations

Area (Dec)	Addr Type	Hex Addr	Function
128-131	R	80	External-interruption parameter
132-133	R	84	CPU address associated with external interruption, or zeros
134-135	R	86	External-interruption code (see table on page 22)
136-139	R	88	SVC-interruption identification (0-12 zeros, 13-14 ILC, 15 zero, 16-31 code)
140-143	R	8C	Program-interruption identification (0-12 zeros, 13-14 ILC, 15 zero, 16-31 code)
144-147	R	90	Data-exception code (0-23 zeros, 24-31 code (see table on page 23))
148-149	R	94	Monitor-class number (0-7 zeros, 8-15 number)

Area (Dec)	Addr Type	Hex Addr	Function
150-151	R	96	PER code (0 successful branching, 1 instruction fetching, 2 storage alteration, 2 and 4 stura, 3 and 5-8 zeros, 8-13 AT MID, 14-15 AI)
152-159	R	98	PER address
160	R	A0	Exception access identification (0-3 zeros, 4-7 access-register number)
161	R	A1	PER access identification (0-3 zeros, 4-7 access-register number)
162	R	A2	Operand access identification (if page-translation exception recognized by Move Page: 0-3 R ₁ , 4-7 R ₂)
163	A/R	A3	Store-status/machine-check architectural-mode identification (0-6 zeros, 7 one)
168-175	R	A8	Translation-exception identification (see table on page 23)
176-183	R	B0	Monitor code
184-187	R	B8	Subsystem-identification word (0-14 zeros, 15 one, 16-31 subchannel number)
188-191	R	BC	I/O-interruption parameter
192-195	R	C0	I/O-interruption-identification word (0-1 zeros, 2-4 I/O-interruption subclass, 5-31 zeros)
200-203	R	C8	STFL facility list (0 certain z/Architecture instructions available, 1 z/Architecture installed, 2 z/Architecture active, 16 extended-translation facility 2 installed)
232-239	R	E8	Machine-check-interruption code (see diagram on page 41)
244-247	R	F4	External-damage code (see diagram on page 41)
248-255	R	F8	Failing-storage address
288-303	R	120	Restart old PSW
304-319	R	130	External old PSW
320-335	R	140	Supervisor-call old PSW
336-351	R	150	Program old PSW
352-367	R	160	Machine-check old PSW
368-383	R	170	Input/output old PSW
416-431	R	1A0	Restart new PSW
432-447	R	1B0	External new PSW
448-463	R	1C0	Supervisor-call new PSW
464-479	R	1D0	Program new PSW
480-495	R	1E0	Machine-check new PSW
496-511	R	1F0	Input/output new PSW
4544-4607	R	11C0	Available for programming
4608-4735	A/R	1200	Store-status/machine-check floating-point-register save area
4736-4863	A/R	1280	Store-status/machine-check general-register save area
4864-4879	A/R	1300	Store-status PSW save area or machine-check fixed-logout area*
4888-4891	A	1318	Store-status prefix save area
4892-4895	A/R	131C	Store-status/machine-check floating-point-control-register save area
4900-4903	A/R	1324	Store-status/machine-check TOD-programmable-register save area
4904-4911	A/R	1328	Store-status/machine-check CPU-timer save area
4913-4919	A/R	1331	Store-status/machine-check clock-comparator bits 0-55 save area (zeros at 4912)
4928-4991	A/R	1340	Store-status/machine-check access-register save area
4992-5119	A/R	1380	Store-status/machine-check control-register save area

A = Absolute address. R = Real address.

A/R = A if store status, R if machine check.

* Contents may vary among models; see System Library manuals.

External-Interrupt Codes

At real-storage locations 134-135 (86-87 hex)

Code (Hex)	Condition
0040	Interrupt key
1004	Clock comparator
1005	CPU timer
1200	Malfunction alert
1201	Emergency signal
1202	External call
1406	ETR
2401	Service signal

Program-Interrupt Codes

At real-storage locations 142-143 (8E-8F hex)

Code (Hex)	Condition
0001	Operation exception
0002	Privileged-operation exception
0003	Execute exception
0004	Protection exception
0005	Addressing exception
0006	Specification exception
0007	Data exception
0008	Fixed-point-overflow exception
0009	Fixed-point-divide exception
000A	Decimal-overflow exception
000B	Decimal-divide exception
000C	HFP-exponent-overflow exception
000D	HFP-exponent-underflow exception
000E	HFP-significance exception
000F	HFP-floating-point-divide exception
0010	Segment-translation exception
0011	Page-translation exception
0012	Translation-specification exception
0013	Special-operation exception
0015	Operand exception
0016	Trace-table exception
001C	Space-switch event
001D	HFP-square-root exception
001F	PC-translation-specification exception
0020	AFX-translation exception
0021	ASX-translation exception
0022	LX-translation exception
0023	EX-translation exception
0024	Primary-authority exception
0025	Secondary-authority exception
0028	ALET-specification exception
0029	ALEN-translation exception
002A	ALE-sequence exception
002B	ASTE-validity exception
002C	ASTE-sequence exception
002D	Extended-authority exception
0030	Stack-full exception
0031	Stack-empty exception
0032	Stack-specification exception
0033	Stack-type exception
0034	Stack-operation exception
0038	ASCE-type exception
0039	Region-first-translation exception
003A	Region-second-translation exception
003B	Region-third-translation exception
0040	Monitor event
0080	PER event (code may be combined with another code)
0119	Crypto-operation exception

Translation-Exception Identification

At real-storage locations 168-175 (A8-AF hex)

Inter- ruption Code (Hex)	Exception or Event	Format of Information Stored*
0004	Protection	If 61 zero: rest unpredictable If 61 one: suppression, 0-51 address; if DAT was on, 60 one if access-list- controlled protection, 62-63 ASCE identi- fication, rest unpredictable, location 160 valid; if DAT was off, rest unpredictable 0-51 address, 52-61 unpredictable, 62-63 ASCE identification
0010, 0038, 0039, 003A, 003B 0011	Segment trans- lation; ASCE type; region-first, second, third translation Page translation	0-51 address, 52-60 unpredictable, if 61 zero, not Move Page; if 61 one, Move Page (see location 162); 62-63 ASCE iden- tification
001C	Space switch	From primary-space mode: 32 old primary-space-switch-event control, 33-47 zeros, 48-63 old PASN From home-space mode: 32 home-space- switch-event control, 33-63 zeros
0020	AFX translation	32-47 zeros, 48-63 address-space number
0021	ASX translation	32-47 zeros, 48-63 address-space number
0022	LX translation	32-43 zeros, 44-63 program-call number
0023	EX translation	32-43 zeros, 44-63 program-call number
0024	Primary authority	32-47 zeros, 48-63 address-space number
0025	Secondary authority	32-47 zeros, 48-63 address-space number

* Bits 0-31 (bytes 68-71) unchanged if not described.

Data-Exception Code (DXC)

At real-storage location 147 (93 hex) and in byte 2 of
floating-point-control register

Code (Hex)	Data Exception
00	Decimal operand
01	AFP register
02	BFP instruction
08	IEEE inexact and truncated
0C	IEEE inexact and incremented
10	IEEE underflow, exact
18	IEEE underflow, inexact and truncated
1C	IEEE underflow, inexact and incremented
20	IEEE overflow, exact
28	IEEE overflow, inexact and truncated
2C	IEEE overflow, inexact and incremented
40	IEEE division by zero
80	IEEE invalid operation

Control Registers


CR	Bits	Name of Field	Associated with	Init*
0	33	SSM-suppression control	SSM instruction	0
	34	TOD-clock-sync control	TOD clock	0
	35	Low-address-protection control	Low-address protection	0
	36	Extraction-authority control	Instruction authorization	0
	37	Secondary-space control	Instruction authorization	0
	38	Fetch-protection-override control	Key-controlled protection	0
	39	Storage-protection-override control	Key-controlled protection	0
	45	AFP-register control	Floating point	0
	48	Malfunction-alert subclass mask	External interruptions	0
	49	Emergency-signal subclass mask	External interruptions	0
	50	External-call subclass mask	External interruptions	0
	52	Clock-comparator subclass mask	External interruptions	0
	53	CPU-timer subclass mask	External interruptions	0
	54	Service-signal subclass mask	External interruptions	0
	56	Unused (See note)		1
57	Interrupt-key subclass mask	External interruptions	1	
58	Unused (See note)		1	
59	ETR subclass mask	External interruptions	0	
61	Crypto control	Cryptography	0	
1	0-63	Primary address-space-control element	Dynamic address translation	0
	0-51	Primary region-table or segment-table origin or real-space token origin	Dynamic address translation	0
	54	Primary subspace-group control	Subspace groups	0
	55	Primary private-space control	Dynamic address translation	0
	56	Primary storage-alteration-event control	Program-event recording	0
	57	Primary space-switch-event control	Program interruptions	0
	58	Primary real-space control	Dynamic address translation	0
	60-61	Primary designation-type control	Dynamic address translation	0
82-63	Primary table length	Dynamic address translation	0	
2	33-57	Dispatchable-unit-control-table origin	Access-register translation	0
3	32-47	PSW-key mask	Instruction authorization	0
	48-63	Secondary ASN	Address spaces	0
4	32-47	Authorization index	Instruction authorization	0
	48-63	Primary ASN	Address spaces	0
5	33-57	Primary-ASTE origin	Access-register translation	0
6	32-39	I/O-interruption subclass mask	I/O interruptions	0
7	0-63	Secondary address-space-control element	Dynamic address translation	0
	0-51	Secondary region-table or segment-table origin or real-space token origin	Dynamic address translation	0
	54	Secondary subspace-group control	Subspace groups	0
	55	Secondary private-space control	Dynamic address translation	0
	56	Secondary storage-alteration-event control	Program-event recording	0
	58	Secondary real-space control	Dynamic address translation	0
	60-61	Secondary designation-type control	Dynamic address translation	0
	82-63	Secondary table length	Dynamic address translation	0
8	32-47	Extended authorization index	Access-register translation	0
	48-63	Monitor masks	MC instruction	0
9	32	Successful-branching-event mask	Program-event recording	0
	33	Instruction-fetching-event mask	Program-event recording	0
	34	Storage-alteration-event mask	Program-event recording	0
	36	Store-using-real-address-event mask	Program-event recording	0
	40	Branch-address control	Program-event recording	0
	42	Storage-alteration-space control	Program-event recording	0
10	0-63	PER starting address	Program-event recording	0

CR	Bits	Name of Field	Associated with	Init*
11	0-63	PER ending address	Program-event recording	0
12	0	Branch-trace control	Tracing	0
	1	Mode-trace control	Tracing	0
	2-61	Trace-entry address	Tracing	0
	62	ASN-trace control	Tracing	0
	63	Explicit-trace control	Tracing	0
13	0-63	Home address-space-control element	Dynamic address translation	0
	0-51	Home region-table or segment-table origin or real-space token origin	Dynamic address translation	0
	54	Home subspace-group control	Subspace groups	0
	55	Home private-space control	Dynamic address translation	0
	56	Home storage-alteration-event control	Program-event recording	0
	57	Home space-switch-event control	Program interruptions	0
	58	Home real-space control	Dynamic address translation	0
	60-61	Home designation-type control	Dynamic address translation	0
	62-63	Home table length	Dynamic address translation	0
14	32	Unused (See note)		1
	33	Unused (See note)		1
	35	Channel-report-pending subclass mask	I/O machine-check handling	0
	36	Recovery subclass mask	Machine-check handling	0
	37	Degradation subclass mask	Machine-check handling	0
	38	External-damage subclass mask	Machine-check handling	1
	39	Warning subclass mask	Machine-check handling	0
	42	TOD-clock-control-override control	TOD clock	0
	44	ASN-translation control	Instruction authorization	0
	45-63	ASN-first-table origin	ASN translation	0
15	0-60	Linkage-stack-entry address	Linkage-stack operations	0

* Value after initial CPU reset.

Note: This bit is not used but is initialized to one for consistency with the System/370 definition.


Floating-Point-Control (FPC) Register



Bit	Meaning
0	(IMI) IEEE-invalid-operation mask
1	(IMz) IEEE-division-by-zero mask
2	(IMo) IEEE-overflow mask
3	(IMu) IEEE-underflow mask
4	(IMx) IEEE-inexact mask
8	(SFi) IEEE-invalid-operation flag
9	(SFz) IEEE-division-by-zero flag
10	(SFo) IEEE-overflow flag
11	(SFu) IEEE-underflow flag
12	(SFX) IEEE-inexact flag
16-23	(DXC) Data-exception code (see table on page 23)
30-31	(RM) Rounding mode
	00 Round to nearest
	01 Round toward 0
	10 Round toward $+\infty$
	11 Round toward $-\infty$

Dynamic Address Translation


Virtual-Address Format



Bit	Meaning
RX	Region index (region = 2G bytes)
RFX	Region first index
RSX	Region second index
RTX	Region third index
SX	Segment index (segment = 1M bytes)
PX	Page index (page = 4K bytes)
BX	Byte index


Address-Space-Control Element (ASCE)

Region-Table or Segment-Table Designation (RTD or STD)



Bit	Meaning
54	(G) Subspace-group control
55	(P) Private-space control
56	(S) Storage-alteration-event control
57	(X) Space-switch-event control
58	(R) Real-space control (R = 0)
60-61	(DT) Designation-type control
	11 Region-first-table
	10 Region-second-table
	01 Region-third-table
	00 Segment-table
62-63	(TL) Table length (x 4K bytes)

Real-Space Designation (RSD)



Bit	Meaning
58	(R) Real-space control (R = 1)


Note: Other bits are as in RTD or STD.

Table Values


Table	Incr-ements	Incr. Size	Incr. Ent-ries	Max Size	Max Ent-ries	Max Table Maps	
						Regions	Bytes
Region First	1-4	4KB	512	16KB	2K	8G	16E=16x2 ⁶⁰
Region Second	1-4	4KB	512	16KB	2K	4M	8P= 8x2 ⁵⁰
Region Third	1-4	4KB	512	16KB	2K	2K	4T= 4x2 ⁴⁰
Segment	1-4	4KB	512	16KB	2K	1	2G= 2x2 ³⁰
Page	1	2KB	256	2KB	256	-	1M= 2 ²⁰

Region-Table Entry (RTE)


Region-First-Table Entry (RFTE)




Region-Second-Table Entry (RSTE)




Region-Third-Table Entry (RTTE)




Bit	Meaning
56-57	(TF) Table offset (for next-lower-level table)
58	(I) Invalid bit (for set of regions in RFTE or RSTE, or for region in RTTE)
60-61	(TT) Table-type bits (for this table)
	11 Region first table
	10 Region second table
	01 Region third table
62-63	(TL) Table length (for next-lower-level table) (x 4K bytes)


Segment-Table Entry (STE)

Bit	Meaning
54	(P) Page-protection bit
58	(I) Segment-invalid bit
59	(C) Common-segment bit
60-61	(TT) Table-type bits (for this table)
	00 Segment table

Page-Table Entry (PTE)

Bit	Meaning
53	(I) Page-invalid bit
53	(P) Page-protection bit


ASN Translation**Address-Space Number (ASN)**

ASN-First-Table Entry

Bit **Meaning**
 0 (I) AFX-invalid bit

ASN-Second-Table Entry (ASTE)


Byte
(Hex)




Byte.Bit **Meaning**
 0.0 (I) ASX-invalid bit
 0.31 (B) Base-space bit
 10.25-31 (ALL) Access-list length (x 128 bytes)
 18.0 (V) Subsystem-linkage control
 18.25-31 (LTL) Linkage-table length (x 128 bytes)

PC-Number Translation

Program-Call Number



Linkage-Table Entry (LTE)





Bit	Meaning
0	(I) LX-invalid bit
26-31	(ETL) Entry-table length (x 128 bytes)









Entry-Table Entry (ETE)

Byte
(Hex)

If Bit 10.1 (G) Is Zero



If Bit 10.1 (G) Is One




Entry-Table Entry (ETE) (Cont'd)

Byte.Bit	Meaning
4.0	(A) Entry addressing mode
4.31	(P) Entry problem state
10.0	(T) PC-type bit (zero: basic; one: stacking)
10.1	(G) Entry extended addressing mode
10.3	(K) PSW-key control (zero: unchanged; one: replace if stacking)
10.4	(M) PSW-key-mask control (zero: Or; one: replace if stacking)
10.5	(E) EAX control (zero: unchanged; one: replace if stacking)
10.6	(C) Address-space-control control
10.7	(S) Secondary-ASN control
10.8-11	(EK) Entry key

Access-Register Translation


Access-List-Entry Token (ALET)



Bit	Meaning
7	(P) Primary-list bit (zero: use DUCT; one: use primary ASTE)
8-15	(ALESN) Access-list-entry sequence number

Dispatchable-Unit-Control Table (DUCT)



Byte
(Hex)








Access-Register Translation (Cont'd)

Dispatchable-Unit-Control Table (DUCT) (Cont'd)

In 24-Bit or 31-Bit Addressing Mode







In 64-Bit Addressing Mode



Byte.Bit	Meaning
4.0	(SA) Subspace-active bit
10.25-31	(ALL) Access-list length (x 128 bytes)
14.28	(RA) Reduced-authority bit
14.31	(P) Problem-state bit
2C.31	(E) TRAP-enabled bit
///	Available for programming


Access-List Entry (ALE)



Bit	Meaning
0	(I) ALEN-invalid bit
6	(FO) Fetch-only bit
7	(P) Private bit
8-15	(ALESN) Access-list-entry sequence number


Linkage-Stack Entries

Entry Descriptor




Bit	Meaning
0	(U) Unstack-suppression bit
1-7	Entry type: Header entry = 0001001 binary Trailer entry = 0001010 binary Branch state entry = 0001100 binary Program-call state entry = 0001101 binary Available for program use = 1xxxxxx binary

Header Entry (Entry Type 0001001)






Trailer Entry (Entry Type 0001010)




Branch State Entry (Entry Type 0001100) and Program-Call State Entry (Entry Type 0001101)


Byte
(Hex)




In a Branch State Entry Made in 24-Bit or 31-Bit Mode









In a Branch State Entry Made in 64-Bit Mode




In a Program-Call State Entry Made on a Call to 24-Bit or 31-Bit Mode



In a Program-Call State Entry Made on a Call to 64-Bit Mode



Branch State Entry (Entry Type 0001100) and
 Program-Call State Entry (Entry Type 0001101) (Cont'd)










Byte.Bit	Meaning
90.32	(A) Addressing mode (in branch state entry)

Trapping

Trap Control Block


Byte
(Hex)



Byte.Bit	Meaning
0.13	(P) PSW control (zero: PSW.31 must be zero, ESA/390 PSW stored; one: z/Architecture PSW stored)
0.14	(R) General-register control (zero: bits 32-63 stored; one: bits 0-63 stored)
///	Available for programming

Trap Save Area

Byte
(Hex)



Byte.Bit	Meaning
0.0	(E) TRAP was target of EXECUTE
0.1	(W) TRAP is TRAP4 (not TRAP2)
0.13-14	(IL) Instruction-length code
10-1F	PSW values (see PSW on page 26)
U	Unpredictable
///	Available for programming

Trace-Entry Formats

Identification of Trace Entries

Trace-Entry Bits			Trace Entry	
0-7	8-11	12-15	Type	Format
00000000			Branch	1
00010000			Set Secondary ASN	1
00100001			Program Call	1
00100010			Program Call	2
00110001		0000	Program Transfer	1
00110001		1000	Program Transfer	2
00110010		0000	Program Return	1
00110010		0010	Program Return	2
00110010		1000	Program Return	4
00110010		1010	Program Return	5
00110010		1100	Program Transfer	3
00110011		0011	Program Return	3
00110011		1011	Program Return	6
00110011		1100	Program Return	7
00110011		1110	Program Return	8
00110100		1111	Program Return	9
01000001			Branch in Subspace Group	1
01000010			Branch in Subspace Group	2
01010001	0010		Mode Switch	2
01010001	0011		Mode Switch	1
01010001	1010		Mode-Switching Branch	1
01010001	1011		Mode-Switching Branch	2
01010010	0110		Mode Switch	3
01010010	1100		Branch	3
01010010	1111		Mode-Switching Branch	3
0111	0		Trace	1
0111	1		Trace	2
1			Branch	2

Branch

F1 (Branch, RP, or TRAP2/4 to 24-Bit Mode)

00000000	Bits 40-63 of Branch ADR.
----------	---------------------------

F2 (Branch, RP, or TRAP2/4 to 31/64-Bit Mode)

1	Bits 33-63 of Branch Address
---	------------------------------

F3 (Branch, RP, or TRAP2/4 to 64-Bit Mode)

01010010	1100	All Zeros	Bits 0-31 of Branch Address
Bits 32-63 of Branch Address			

Note: "Branch" is BAKR, BALR, BASR, BASSM, BSA, or BSG.

0 8 12 32 63
64 95

Branch in Subspace Group (if ASN Tracing on)

F1 (in 24/31-Bit Mode)

01000001	P	Bits 9-31 of ALET	A	Bits 33-63 of Branch Address
----------	---	-------------------	---	------------------------------

F2 (in 64-Bit Mode)

01000010	P	Bits 9-31 of ALET	Bits 0-31 of Branch Address	
Bits 32-63 of Branch Address				

Mode Switch

F1 (BASSM, BSM, PC, PR, RP, or SAM64 from 24/31-Bit to 64-Bit Mode)

01010001	0011	All Zeros	A	Updated Instruction Address
----------	------	-----------	---	-----------------------------

F2 (BASSM, BSM, PC, PR, RP, SAM24/31 from 64-Bit to 24/31-Bit Mode)

01010001	0010	All Zeros	Bits 32-63 of Updated Inst. Adr.	
----------	------	-----------	----------------------------------	--

F3 (BASSM, BSM, PC, PR, RP, SAM24/31 from 64-Bit to 24/31-Bit Mode)

01010010	0110	All Zeros	Bits 0-31 of Updated Inst. Adr.	
Bits 32-63 of Updated Inst. Adr.				

Mode-Switching Branch

F1 (BASSM or RP from 64-Bit to 24/31-Bit Mode)

01010001	1010	All Zeros	A	Branch Address
----------	------	-----------	---	----------------

F2 (BASSM or RP from 24/31-Bit to 64-Bit Mode)

01010001	1011	All Zeros	Bits 32-63 of Branch Address	
----------	------	-----------	------------------------------	--

F3 (BASSM or RP from 24/31-Bit to 64-Bit Mode)

01010010	1111	All Zeros	Bits 0-31 of Branch Address	
Bits 32-63 of Branch Address				

Program Call

F1 (in 24/31-Bit Mode)

00100001	PSW Key	PC Number	A	Bits 33-62 of Return Address	P
----------	------------	-----------	---	------------------------------	---

F2 (in 64-Bit Mode)

00100010	PSW Key	PC Number	Bits 0-31 of Return Address		
Bits 32-62 of Return Address				P	

0	8	12	32	63
64			95	

Program Return

F1 (in 24/31-Bit to 24/31-Bit Mode)

00110010	PSW Key	0000	New PASN	A	Bits 33-62 of Return Address	P
A Bits 33-63 of Updated Inst. Adr.						

F2 (in 64-Bit to 24/31-Bit Mode)

00110010	PSW Key	0010	New PASN	A	Bits 33-62 of Return Address	P
Bits 32-63 of Updated Inst. Adr.						

F3 (in 64-Bit to 24/31-Bit Mode)

00110011	PSW Key	0011	New PASN	A	Bits 33-62 of Return Address	P
Updated Instruction Address						

F4 (in 24/31-Bit to 64-Bit Mode)

00110010	PSW Key	1000	New PASN		Bits 32-62 of Return Address	P
A Bits 33-63 of Updated Inst. Adr.						

F5 (in 64-Bit to 64-Bit Mode)

00110010	PSW Key	1010	New PASN		Bits 32-62 of Return Address	P
Bits 32-63 of Updated Inst. Adr.						

F6 (in 64-Bit to 64-Bit Mode)

00110011	PSW Key	1011	New PASN		Bits 32-62 of Return Address	P
Updated Instruction Address						

F7 (in 24/31-Bit to 64-Bit Mode)

00110011	PSW Key	1100	New PASN		Bits 0-31 of Return Address	
Bits 32-62 of Return Address				P	A	Updated Instruction Address

F8 (in 64-Bit to 64-Bit Mode)

00110011	PSW Key	1110	New PASN		Bits 0-31 of Return Address	
Bits 32-62 of Return Address				P	Bits 32-63 of Updated Inst. Adr.	

0	8	12	32	63
64			96	127

Trace-Entry Formats (Cont'd)

Program Return (Cont'd)

F9 (in 64-Bit to 64-Bit Mode)

00110100	PSW Key	1111	New PASN	Bits 0-31 of Return Address
Bits 32-62 of Return Address			P	Bits 0-31 of Updated Inst. Adr.
Bits 32-63 of Updated Inst. Adr.				

Program Transfer

F1 (in 24/31-Bit Mode)

00110001	PSW Key	0000	New PASN	Bits 32-63 of R ₂ Before
----------	------------	------	----------	-------------------------------------

F2 (in 64-Bit Mode)

00110001	PSW Key	1000	New PASN	Bits 32-63 of R ₂ Before
----------	------------	------	----------	-------------------------------------

F3 (in 64-Bit Mode)

00110010	PSW Key	1100	New PASN	Bits 0-31 of R ₂ Before
Bits 32-63 of R ₂ Before				

Set Secondary ASN

F1

00010000	00000000	New SASN
----------	----------	----------

Trace

F1 (TRACE)

0111	N	00000000	TOD-Clock Bits 16-63
TRACE Operand			(R ₁) - (R ₃)

F2 (TRACG)

0111	N	10000000	TOD-Clock Bits 0-47
TOD-Clock Bits 48-79		TRACE Operand	
(R ₁) - (R ₃)			

0	8	12	32	63
64			96	127
128			159	

Bit **Meaning**
4-7 (N) One less than the number of registers in the trace entry.

Operation-Request Block (ORB)

Word

0	Interruption Parameter																	
1	Key	S	C	M	Y	F	P	I	A	U	0	H	T	LPM	L	000	000	X
2	0	Channel-Program Address																
3	CSS Priority				Reserved				CU Priority				Reserved					
4	Reserved																	
5	Reserved																	
6	Reserved																	
7	Reserved																	
	0	8	16	24	31													


Word.Bit	Meaning
1.0-3	(Key) Subchannel key
1.4	(S) Suspend control
1.5	(C) Streaming-mode control
1.6	(M) Modification control
1.7	(Y) Synchronization control
1.8	(F) CCW-format control
1.9	(P) Prefetch control
1.10	(I) Initial-status-interruption control
1.11	(A) Address-limit-checking control
1.12	(U) Suppress-suspended-interruption control
1.14	(H) Format-2-IDAW control
1.15	(T) 2K-IDAW control
1.16-23	(LPM) Logical-path mask
1.24	(L) Incorrect-length-suppression mode
1.31	(X) ORB-extension control
3.0-7	Control-unit priority
3.16-23	Channel-subsystem priority

Channel-Command Word (CCW)



Format-0 CCW

Command Code		Data Address																
0	8																	31
Flags		0															Byte Count	
32	40	48															63	

Bit	Meaning
32	(CD) Causes use of data-address portion of next CCW
33	(CC) Causes use of command code and data address of next CCW
34	(SLI) Causes suppression of possible incorrect-length indication
35	(Skip) Suppresses transfer of information to main storage
36	(PCI) Causes an intermediate-interruption condition to occur
37	(IDA) Causes bits 8-31 of CCW to specify location of first IDAW
38	(Suspend) Causes suspension before execution of this CCW

Format-1 CCW

Bit	Meaning
8	(CD) Causes use of data-address portion of next CCW
9	(CC) Causes use of command code and data address of next CCW
10	(SLI) Causes suppression of possible incorrect-length indication
11	(Skip) Suppresses transfer of information to main storage
12	(PCI) Causes an intermediate-interruption condition to occur
13	(IDA) Causes bits 8-31 of CCW to specify location of first IDAW
14	(Suspend) Causes suspension before execution of this CCW

Indirect-Data-Address Word (IDAW)**Format-1 IDAW****Format-2 IDAW**

Subchannel-Information Block (SCHIB)

Word

0	Path-Management-Control Word
1	
2	
3	
4	
5	
6	Subchannel-Status Word*
7	
8	
9	Model-Dependent Area
10	
11	
12	

*See "Subchannel-Status Word (SCSW)" on page 45.


Path-Management-Control Word (PMCW)

0	Interruption Parameter											
1	00	ISC	000	E	LM	MM	D	T	V	Device Number		
2	LPM			PNOM			LPUM			PIM		
3	MBI						POM			PAM		
4	CHPID-0			CHPID-1			CHPID-2			CHPID-3		
5	CHPID-4			CHPID-5			CHPID-6			CHPID-7		
6	0000 0000			0000 0000			0000 0000			0000 000		S
	0		8				16				24	31


Word.Bit	Meaning
1.2-4	(ISC) Interruption-subclass code
1.8	(E) Subchannel enabled
1.9-10	(LM) limit mode 00 No Checking 01 Data address must be \geq limit 10 Data address must be $<$ limit 11 Reserved
1.11-12	(MM) Measurement-mode enable 00 Neither mode enabled 01 Device-connect-time-measurement enabled 10 Measurement-block-update enabled 11 Both modes enabled
1.13	(D) Multipath mode
1.14	(T) Timing facility available
1.15	(V) Device number valid
2.0-7	(LPM) Logical-path mask
2.8-15	(PNOM) Path-not-operational mask
2.16-23	(LPUM) Last-path-used mask
2.24-31	(PIM) Path-installed mask
3.0-15	(MBI) Measurement-block index
3.16-23	(POM) Path-operational mask
3.24-31	(PAM) Path-available mask
4.0-7	(CHPID-0) Channel-path ID for logical path 0 (typical)
6.31	(S) Concurrent sense

Interruption-Response Block (IRB)

Word



Subchannel-Status Word (SCSW)



Word.

Bit	Meaning
0.0-3	(Key) Subchannel key
0.4	(S) Suspend control
0.5	(L) Extended-status-word format (logout stored)
0.6-7	CC) Deferred condition code
	00 Normal I/O interruption
	01 Status in SCSW
	10 Reserved
	11 Path not operational
0.8	(F) CCW-format control
0.9	(P) Prefetch control
0.10	(I) Initial-status-interruption control
0.11	(A) Address-limit-checking control
0.12	(U) Suppress-suspended-interruption control
0.13	(Z) Zero condition code
0.14	(E) Extended control (information stored in ECW of IRB)
0.15	(N) Path not operational (PNOM nonzero)
0.17-19	(FC) Function control
	17 (40) start, 18 (20) halt, 19 (10) clear
0.20-26	(AC) Activity control
	20 (08) resume pending
	21 (04) start pending
	22 (02) halt pending
	23 (01) clear pending
	24 (80) subchannel active
	25 (40) device active
	26 (20) suspended
0.27-31	(SC) Status control
	27 (10) alert
	28 (08) intermediate
	29 (04) primary
	30 (02) secondary
	31 (01) status pending
2.0-15	Device status (0-7), subchannel status (8-15)
	0 (80) Attention
	1 (40) Status modifier
	2 (20) Control-unit end
	3 (10) Busy
	4 (08) Channel end
	5 (04) Device end
	6 (02) Unit check
	7 (01) Unit exception
	8 (80) Prog.-cont. int.
	9 (40) Incorrect length
	10 (20) Program check
	11 (10) Protection check
	12 (08) Channel-data check
	13 (04) Channel-control check
	14 (02) Interface-control check
	15 (01) Chaining check

Extended-Status Word (ESW)

See chart on page 47 to determine the appropriate ESW format.

Format-0 ESW

Word 0	Subchannel Logout
1	Extended-Report Word
2	Failing-Storage Address
3	
4	Secondary-CCW Address

Format-0 ESW Word 0 (Subchannel Logout)

0	ESF	LPUM	0	FVF	SA	TC	D	E	A	SC
0	1	8	16	22	24	26	28	31		

Bit	Meaning
1-7	(ESF) Extended-status flags (1 key check, 2 measurement-block program check, 3 measurement-block data check, 4 measurement-block protection check, 5 CCW check, 6 IDAW check, 7:0)
8-15	(LPUM) Last-path-used mask
17-21	(FVF) Field-validity flags (17 LPUM, 18 TC, 19 SC, 20 device status, 21 CCW address)
22-23	(SA) Storage-access code (00 access type unknown, 01 read, 10 write, 11 read backward)
24-25	(TC) Termination code (00 halt signal issued, 01 stop, stack, or normal termination, 10 clear signal issued)
26	(D) Device status check
27	(E) Secondary error
28	(A) I/O-error alert
29-31	(SC) Sequence code

Format-0 ESW Word 1 (Extended-Report Word)

000	A	P	T	F	S	C	R	SCNT	0000	0000	0000	0000
0	3	8	10	16								31

Bit	Meaning
3	(A) Authorization check
4	(P) Path-verification-required
5	(T) Channel-path timeout
6	(F) Failing-storage-address validity
7	(S) Concurrent sense
8	(C) Secondary-CCW-address validity
9	(R) Failing-storage-address format (zero: 1-31 of word 2; one: words 2 and 3)
10-15	(SCNT) Concurrent-sense count


Format-1 ESW Word 0*

0000	0000	LPUM	0000	0000	0000	0000
0	8	16				31

Bit	Meaning
8-15	(LPUM) Last-path-used mask


*Word 1 is the same as word 1 of a format-0 ESW. Words 2, 3, and 4 are zeros.

Format-2 ESW Word 0*



Bit	Meaning
8-15	(LPUM) Last-path-used mask
16-31	(DCTI) Device-connect-time interval

Format-3 ESW Word 0*



Bit	Meaning
8-15	(LPUM) Last-path-used mask

Information Stored in ESW

Subchannel Conditions under which ESW Is Stored by Test Subchannel Instruction						Extended- Status Word (ESW)	
Subchannel- Status Word		Path-Management- Control Word				Format	Contents Word 0 Byte 0/23
Status- Control Field	L Bit	Sus- pen- ded Bit	Timing- Facility Bit	Device- Connect- Time Measur- ment- Mode- Enable Bit	Device- Connect- Time Measur- ment- Mode Active		
----0	-	*	*	*	No/Yes	U	*A*P*H
**001	1	*	*	*	No/Yes	0	RRRR
**1*1	1	*	*	*	No/Yes	0	RRRR
10011	1	*	*	*	No/Yes	0	RRRR
00001	0	*	*	*	No/Yes	U	*A*P*H
00011	0	*	*	*	No/Yes	3	ZM**
100*1	0	*	*	*	No/Yes	3	ZM**
**1*1	0	*	0	*	No/Yes	1	ZMZZ
**1*1	0	*	1	0	No/Yes	1	ZMZZ
**1*1	0	*	1	1	No	1	ZMZZ
**1*1	0	*	1	1	Yes	2	ZMDD
01001	0	0	*	*	No/Yes	U	*A*P*H
01001	0	1	0	*	No/Yes	1	ZMZZ
01001	0	1	1	0	No/Yes	1	ZMZZ
01001	0	1	1	1	No	1	ZMZZ
01001	0	1	1	1	Yes	2	ZMDD
00011	1	These combinations do not occur.					
11001	0	These combinations do not occur.					
*1011	*	These combinations do not occur.					

Bit	Meaning
-	Not meaningful.
*	Bits may be zeros or ones.
A	Alert status.
D	Accumulated device-connect-time-interval (DCTI) value stored in bytes 2 and 3.
I	Intermediate status.
L	Extended-status-word format.
M	Last-path-used mask (LPUM) stored in byte 1.
P	Primary status.
R	Subchannel-logout information stored in bytes 0-3.
S	Secondary status.
U	No format defined.
X	Status pending.
Z	Bits are stored as zeros.

*Word 1 is the same as word 1 of a format-0 ESW. Words 2, 3, and 4 are zeros.

Extended-Control Word (ECW)

SCSW Bits	ERW Bit	ERW Bits	ECW Words 0-7
5 14	7	10-15	
0 0	0	Zeros	Unpredictable
0 1	1	No. of con-sen* bytes	Concurrent-sense information*
1 0	0	Zeros	Unpredictable
1 1	0	Zeros	Model-dependent information
1 1	1	No. of con-sen bytes	Concurrent-sense information

*The contents of the ECW are specified by bits 5 and 14 of word 0 of the SCSW. The combination of SCSW bit 5 zero, SCSW bit 14 one, and ERW bit 7 zero does not occur.

Measurement Block

Word

0	SSCH + RSCH Count	Sample Count	
1	Device-Connect Time		
2	Function-Pending Time		
3	Device-Disconnect Time		
4	Control-Unit-Queuing Time		
5	Device-Active-Only Time		
6	Reserved		
7	Reserved		
	0	16	31

Channel-Report Word (CRW)

0	S	R	C	RSC	A	0	ERC	Reporting-Source ID
0				4	8	10	16	31

Bit	Meaning
1	(S) Solicited CRW
2	(R) Overflow (one or more CRWs lost)
3	(C) Chaining (meaningless if bit 2 is one)
4-7	(RSC) Reporting-source code (see Reporting-Source table)
8	(A) Ancillary report
10-15	(ERC) Error-recovery code (see Error-Recovery-Code table)
16-31	Reporting-source ID (see Reporting-Source table)

Error-Recovery Codes

ERC	Condition
000001	Available
000010	Initialized
000011	Temporary error
000100	Installed parameters initialized
000101	Terminal
000110	Permanent error with facility not initialized
000111	Permanent error with facility initialized
001000	Installed parameters modified

Reporting Source

The reporting-source-ID format depends on the RSC field of the channel-report word, as follows:

RSC	Reporting Source	Reporting-Source ID	
0010	Monitoring facility	00000000	00000000
0011	Subchannel	XXXXXXXX	XXXXXXXX
0100	Channel path	00000000	YYYYYYYY
1001	Configuration-alert facility	00000000	YYYYYYYY
1011	Channel subsystem	00000000	00000000

X = Subchannel number

Y = Channel-path ID (CHPID)

I/O Command Codes**Standard Command-Code Assignments (CCW Bits 0-7)**

xxxx 0000 Invalid Command	xxxx 1000 Transfer in Channel (a)
xxxx 0001 Write	xxxx 1001 Transfer in Channel (b)
xxxx 0010 Read	xxxx 1010 Invalid Command (c)
xxxx 0011 --Read Ipl	xxxx 1100 Read Backward
xxxx 0100 Control	
xxxx 0101 --Control No operation	
xxxx 0110 Sense	
xxxx 0111 --Basic Sense	
xxxx 1000 --Sense ID	

x -- Bit Ignored

m -- Modifier bit for specific type of I/O device

a Format-0 CCW

b Format-1 CCW

c Format-1 CCW

and nonzero m bit

Standard Meanings of Bits of First Sense Byte

Bit	Designation	Bit	Designation
0	Command reject	4	Data check
1	Intervention required	5	Overrun
2	Bus-out check	6	(Device dependent)
3	Equipment check	7	(Device dependent)

Code Assignments

Code Table

Dec	Hex	EBCDIC	AS- CII	ISO -8	(1) IBM-PC	BookMaster™ Symbol Names(2)
0	00	NUL	NUL	NUL	NUL	
1	01	SOH	SOH	SOH	SOH	face
2	02	STX	STX	STX	STX	FACE
3	03	ETX	ETX	ETX	ETX	HEART
4	04	SEL	EOT	EOT	EOT	DIAMOND
5	05	HT	ENQ	ENQ	ENQ	CLUB
6	06	RNL	ACK	ACK	ACK	SPADE
7	07	DEL	BEL	BEL	BEL	bullet
8	08	GE	BS	BS	BS	revbul
9	09	SPS	HT	HT	HT	circle
10	0A	RPT	LF	LF	LF	revcir
11	0B	VT	VT	VT	VT	male
12	0C	FF	FF	FF	FF	female
13	0D	CR	CR	CR	CR	note18
14	0E	SO	SO	SO	SO	note1616
15	0F	SI	SI	SI	SI	sun
16	10	DLE	DLE	DLE	DLE	rahead
17	11	DC1	DC1	DC1	DC1	lahead
18	12	DC2	DC2	DC2	DC2	udarrow
19	13	DC3	DC3	DC3	DC3	dblxcclam
20	14	RES/ENP	DC4	DC4	DC4	par
21	15	NL	NAK	NAK	NAK	section
22	16	BS	SYN	SYN	SYN	overline
23	17	POC	ETB	ETB	ETB	udarrowus
24	18	CAN	CAN	CAN	CAN	uarrow
25	19	EM	EM	EM	EM	darrow
26	1A	UBS	SUB	SUB	IFS	rarrow
27	1B	CU1	ESC	ESC	ESC	larrow
28	1C	IFS	FS	IFS	DEL	lnotusd
29	1D	IGS	GS	IGS	GS	lrarrow
30	1E	IRS	RS	IRS	RS	uahead
31	1F	ITB/IUS	US	IUS	US	dahead
32	20	DS	SP	SP	SP	
33	21	SOS	!	!	!	xcclam
34	22	FS	"	"	"	sdq
35	23	WUS	#	#	#	numsign
36	24	BYP/INP	\$	\$	\$	dollar
37	25	LF	%	%	%	percent
38	26	ETB	&	&	&	amp
39	27	ESC	'	'	'	ssq(3)

BookMaster is a trademark of the International Business Machines Corporation.

Dec	Hex	EBCDIC	AS- ISO (1)			BookMaster Symbol Names(2)				
			CII	-8	IBM-PC					
40	28	SA	(((lpar				
41	29	SFE)))	rpar				
42	2A	SM/SW	*	*	*	asterisk				
43	2B	CSP	+	+	+	plus				
44	2C	MFA	,	,	,	comma				
45	2D	ENQ	-	-	-	hyphen or minus				
46	2E	ACK	.	.	.	period				
47	2F	BEL	/	/	/	divslash or slash				
48	30		0	0	0					
49	31		1	1	1					
50	32	SYN	2	2	2					
51	33	IR	3	3	3					
52	34	PP	4	4	4					
53	35	TRN	5	5	5					
54	36	NBS	6	6	6					
55	37	EOT	7	7	7					
56	38	SBS	8	8	8					
57	39	IT	9	9	9					
58	3A	RFF	:	:	:	colon				
59	3B	CU3	;	;	;	semi				
60	3C	DC4	<	<	<	lt				
61	3D	NAK	=	=	=	eq				
62	3E		>	>	>	gt				
63	3F	SUB	?	?	?	quest				
Dec	Hex	See Next Page			See Above			See Above		
64	40	SP	SP	SP	SP	SP	@	@	@	atsign
65	41	RSP	RSP	RSP	RSP	RSP	A	A	A	
66	42		ã	ã	ã		B	B	B	ac
67	43		ä	ä	ä		C	C	C	ae
68	44		à	à	à		D	D	D	ag
69	45		á	á	á		E	E	E	aa
70	46		ã	ã	ã		F	F	F	at
71	47		ä	ä	ä		G	G	G	ao
72	48		ç	ç	ç		H	H	H	cc
73	49		ñ	ñ	ñ		I	I	I	nt
74	4A		¢	¢	[¢	J	J	J	cent, lbrk
75	4B	K	K	K	period
76	4C	<	<	<	<	<	L	L	L	lt
77	4D	(((((M	M	M	lpar
78	4E	+	+	+	+	+	N	N	N	plus
79	4F			!			O	O	O	vbar, xclam
80	50	&	&	&	&	&	P	P	P	amp
81	51		é	é	é		Q	Q	Q	ea
82	52		ê	ê	ê		R	R	R	ec
83	53		ë	ë	ë		S	S	S	ee

Code Assignments (Cont'd)

Dec	Hex	EBCDIC(4)					AS-	ISO	IBM	BookMaster
		81C	94C	037	500	1047	CII	-8	-PC	Symbol Names(2)
84	54			è	è	è	T	T	T	eg
85	55			í	í	í	U	U	U	ia
86	56			î	î	î	V	V	V	ic
87	57			ï	ï	ï	W	W	W	ie
88	58			ï	ï	ï	X	X	X	ig
89	59			B	B	B	Y	Y	Y	ss
90	5A		!	!]	!	Z	Z	Z	xclam, rbrk
91	5B		\$	\$	\$	\$	[[[dollar, lbrk
92	5C	*	*	*	*	*	\	\	\	asterisk, bslash
93	5D)))))]]]	rpar, rbrk
94	5E	;	;	;	;	;	^	^	^	semi, hat
95	5F	~	~	^	^	^	_	_	_	lnot, hat, us
96	60	-	-	-	-	-	`	`	`	hyphen or minus, grave
97	61	/	/	/	/	/	a	a	a	divslash or slash
98	62			À	À	À	b	b	b	Ac
99	63			Ä	Ä	Ä	c	c	c	Ae
100	64			À	À	À	d	d	d	Ag
101	65			Á	Á	Á	e	e	e	Aa
102	66			Ã	Ã	Ã	f	f	f	At
103	67			Å	Å	Å	g	g	g	Ao
104	68			Ç	Ç	Ç	h	h	h	Cc
105	69			Ñ	Ñ	Ñ	i	i	i	Nt
106	6A	,	,	,	,	,	j	j	j	splitvbar
107	6B	,	,	,	,	,	k	k	k	comma
108	6C	%	%	%	%	%	l	l	l	percent
109	6D	-	-	-	-	-	m	m	m	us
110	6E	>	>	>	>	>	n	n	n	gt
111	6F	?	?	?	?	?	o	o	o	quest
112	70			ø	ø	ø	p	p	p	os
113	71			É	É	É	q	q	q	Ea
114	72			Ê	Ê	Ê	r	r	r	Ec
115	73			Ë	Ë	Ë	s	s	s	Ee
116	74			È	È	È	t	t	t	Eg
117	75			Í	Í	Í	u	u	u	Ia
118	76			Î	Î	Î	v	v	v	Ic
119	77			Ï	Ï	Ï	w	w	w	Ie
120	78			ì	ì	ì	x	x	x	Ig
121	79			`	`	`	y	y	y	grave
122	7A	:	:	:	:	:	z	z	z	colon
123	7B	#	#	#	#	#	{	{	{	numsign, lbrc
124	7C	@	@	@	@	@				atsign, vbar
125	7D	'	'	'	'	'	}	}	}	ssq(3), rbrk
126	7E	=	=	=	=	=	~	~	~	eq, eqv
127	7F	"	"	"	"	"	DEL	Δ	Δ	sdq, house

Dec	Hex	EBCDIC(4)					ISO IBM-PC			BookMaster Symbol Names(2)
		81C	94C	037	500	1047	-8	437	850	
128	80			ø	ø	ø		ç	ç	Os, Cc
129	81	a	a	a	a	a		ü	ü	ue
130	82	b	b	b	b	b	BPH	é	é	ea
131	83	c	c	c	c	c	NBH	â	â	ac
132	84	d	d	d	d	d	IND	ä	ä	ae
133	85	e	e	e	e	e	NEL	â	â	ag
134	86	f	f	f	f	f	SSA	ã	ã	ao
135	87	g	g	g	g	g	ESA	ç	ç	cc
136	88	h	h	h	h	h	HTS	ê	ê	ec
137	89	i	i	i	i	i	HTJ	ë	ë	ee
138	8A			«	«	«	VTS	è	è	odqf, eg
139	8B			»	»	»	PLD	ë	ë	cdqf, ee
140	8C			ð	ð	ð	PLU	î	î	eth, ic
141	8D			ý	ý	ý	RI	ï	ï	ya, ig
142	8E			þ	þ	þ	SS2	Ä	Ä	thorn, Ae
143	8F			±	±	±	SS3	Å	Å	pm, Ao
144	90			°	°	°	DCS	É	É	degree, Ea
145	91	j	j	j	j	j	PUI	æ	æ	aelig
146	92	k	k	k	k	k	PUZ	Æ	Æ	AElig
147	93	l	l	l	l	l	STS	ô	ô	oc
148	94	m	m	m	m	m	CCH	ö	ö	oe
149	95	n	n	n	n	n	MW	ø	ø	og
150	96	o	o	o	o	o	SPA	û	û	uc
151	97	p	p	p	p	p	EPA	ü	ü	ug
152	98	q	q	q	q	q	SOS	ÿ	ÿ	ye
153	99	r	r	r	r	r		ÿ	ÿ	Oe
154	9A			š	š	š	SCI	Û	Û	aus, Ue
155	9B			š	š	š	CSI	ø	ø	ous, cent, os
156	9C			æ	æ	æ	ST	£	£	aelig, Lsterling
157	9D			ˆ	ˆ	ˆ	OSC	¥	ø	cedilla, yen, Os
158	9E			€	€	€	PM	Pl	×	AElig, peseta, mult
159	9F			¤	¤	¤	ACP	f	f	currency, fnof(5)
160	A0			μ	μ	μ	RSP	á	á	mu(6), aa
161	A1			˜	˜	˜		í	í	tilde, inve, ia
162	A2	s	s	s	s	s		ó	ó	cent, oa
163	A3	t	t	t	t	t		ú	ú	Lsterling, ua
164	A4	u	u	u	u	u	¤	ñ	ñ	currency, nt
165	A5	v	v	v	v	v	¥	Ñ	Ñ	yen, Nt
166	A6	w	w	w	w	w	!	ä	ä	splitvbar, aus
167	A7	x	x	x	x	x	§	ø	ø	section, ous
168	A8	y	y	y	y	y	¨	ı	ı	umlaut, invq
169	A9	z	z	z	z	z	©	ı	©	copyr, lnotrev, regtm
170	AA			ı	ı	ı	â	ı	ı	inve, aus, lnot
171	AB			ı	ı	ı	«	½	½	invq, odqf, frac12

Code Assignments (Cont'd)

Dec	Hex	EBCDIC(4)					ISO IBM-PC			BookMaster Symbol Names(2)
		81C	94C	037	500	1047	-8	437	050	
172	AC		Ð	Ð	Ð	ˆ	½	½	Dstroke or Eth, lnot, frac14	
173	AD		Ÿ	Ÿ	[SHY	i	i	Ya, lbrk, inve	
174	AE		þ	þ	þ	•	«	«	Thorn, regtm, odqf	
175	AF		•	•	•	—	»	»	regtm, overline, cdqf	
176	B0		^	¢	ˆ	°	∴	∴	hat, cent, lnot, degree, box14	
177	B1		£	£	£	±	⋮	⋮	Lsterling, pm, box12	
178	B2		¥	¥	¥	²	⋮	⋮	yen, sup2, box34	
179	B3		•	•	•	³	⋮	⋮	smultdot, sup3, bxv	
180	B4		•	•	•	´	ˆ	ˆ	copyr, acute, bxrj	
181	B5		§	§	§	μ	ˆ	ˆ	section, mu(6), bx1012, Aa	
182	B6		¶	¶	¶	¶	ˆ	ˆ	par, bx2021, Ac	
183	B7		½	½	½	•	¶	ˆ	frac14, smultdot, bx0021, Ag	
184	B8		½	½	½	ˆ	¶	•	frac12, cedilla, bx0012, copyr	
185	B9		¾	¾	¾	¹	¶	¶	frac34, sup1, bx2022	
186	BA		[ˆ	Ÿ	º	¶	¶	lbrk, lnot, Ya, ous, bx2020	
187	BB]		ˆ	»	¶	¶	rbrk, vbar, umlaut, cdqf, bx0022	
188	BC		—	—	—	½	¶	¶	overline, frac14, bx2002	
189	BD		ˆ	ˆ]	½	¶	¢	umlaut, rbrk, frac12, bx2001, cent	
190	BE		´	´	´	¾	¶	¥	acute, frac34, bx1002, yen	
191	BF		×	×	×	¿	¶	¶	mult, invq, bxur	
192	C0		{	{	{	ˆ	L	L	lbrc, Ag, bx11	
193	C1	A	A	A	A	ˆ	⊥	⊥	Aa, bxbj	
194	C2	B	B	B	B	ˆ	⊥	⊥	Ac, bxtj	
195	C3	C	C	C	C	ˆ	⊥	⊥	At, bxlj	
196	C4	D	D	D	D	Ä	—	—	Ae, bxh	
197	C5	E	E	E	E	Ä	⊥	⊥	Ao, bxcj	
198	C6	F	F	F	F	Æ	⊥	ã	AElig, bx1210, at	
199	C7	G	G	G	G	Ç	⊥	Ä	Cc, bx2120, At	
200	C8	H	H	H	H	È	⊥	Ä	Eg, bx2200, Ag	
201	C9	I	I	I	I	É	⊥	⊥	Ea, bx0220	
202	CA	SHY	SHY	SHY	SHY	È	⊥	⊥	Ec, bx2202	
203	CB		ô	ô	ô	Ë	⊥	⊥	oc, Ee, bx0222	
204	CC		ö	ö	ö	Ï	⊥	⊥	oe, Ig, bx2220	
205	CD		ò	ò	ò	Ï	=	=	og, Ia, bx0202	
206	CE		ó	ó	ó	Ï	⊥	⊥	oa, Ic, bx2222	
207	CF		õ	õ	õ	Ï	=	⊥	ot, Ie, bx1202, currency	

Dec	Hex	EBCDIC(4)					ISO IBM-PC			BookMaster Symbol Names(2)
		81C	94C	037	500	1047	-8	437	859	
208	D0			}	}	}	Ð	⌌	ø	rbrc, Dstroke or Eth, bx2101, eth
209	D1	J	J	J	J	J	Ñ	〒	Ð	Nt, bx0212, Dstroke or Eth
210	D2	K	K	K	K	K	Ò	⌒	Ë	Og, bx0121, Ec
211	D3	L	L	L	L	L	Ó	⌒	Ë	Oa, bx2100, Ee
212	D4	M	M	M	M	M	Ô	⌒	Ë	Oc, bx1200, Eg
213	D5	N	N	N	N	N	Õ	ƒ	ı	Ot, bx0210, idotless
214	D6	O	O	O	O	O	Ö	⌒	İ	Oe, bx0120, Ia
215	D7	P	P	P	P	P	×	⌒	İ	mult, bx2121, Ic
216	D8	Q	Q	Q	Q	Q	Ø	⌒	Ï	Os, bx1212, Ie
217	D9	R	R	R	R	R	Ù	⌒	ı	Ug, bx1r
218	DA			ı	ı	ı	Ú	⌒	ı	sup1, Ua, bxu1
219	DB			û	û	û	Û	■	■	uc, Uc, BOX
220	DC			ü	ü	ü	Ü	■	■	ue, Ue, BOXBOT
221	DD			Û	Û	Û	Ý	■	ı	ug, Ya, BOXLEFT, splitvbar
222	DE			á	á	á	þ	■	ı	ua, thorn, BOXRIGHT, Ig
223	DF			ÿ	ÿ	ÿ	ß	■	■	ye, ss, BOXTOP
224	E0			\	\	\	à	α	Ó	bslash, ag, alpha, Oa
225	E1		NSP	÷	÷	÷	á	β	ß	div, aa, ss
226	E2	S	S	S	S	S	â	Γ	Ô	ac, Gamma, Oc
227	E3	T	T	T	T	T	ã	π	Ò	at, pi, Og
228	E4	U	U	U	U	U	ä	Σ	ø	ae, Sigma, ot
229	E5	V	V	V	V	V	å	σ	Õ	ao, sigma, Ot
230	E6	W	W	W	W	W	æ	μ	μ	aelig, mu(6)
231	E7	X	X	X	X	X	ç	τ	þ	cc, tau, thorn
232	E8	Y	Y	Y	Y	Y	è	φ	þ	eg, Phi, Thorn
233	E9	Z	Z	Z	Z	Z	é	Θ	Ú	ea, Theta(5), Ua
234	EA			z	z	z	ê	Ω	Û	sup2, ec, Omega, Uc
235	EB			õ	õ	õ	ë	δ	Ü	Oc, ee, delta, Ug
236	EC			ö	ö	ö	ì	∞	ÿ	Oe, ig, infinity, ya
237	ED			ò	ò	ò	í	φ	ÿ	Og, ia, phi, Ya
238	EE			ó	ó	ó	î	ε	—	Oa, ic, epsilon, overline
239	EF			õ	õ	õ	ï	∩	'	Ot, ie, intersect, acute
240	F0	0	0	0	0	0	ð	≡	SHY	eth, identical
241	F1	1	1	1	1	1	ñ	±	±	nt, pm
242	F2	2	2	2	2	2	ò	≥	=	og, ge, eq
243	F3	3	3	3	3	3	ó	≤	¾	oa, le, frac34
244	F4	4	4	4	4	4	ô	∫	¶	oc, inttop, par
245	F5	5	5	5	5	5	õ	∫	§	ot, intbot, section
246	F6	6	6	6	6	6	ö	÷	÷	oe, div
247	F7	7	7	7	7	7	÷	≈	.	div, nearly(5), cedilla

Code Assignments (Cont'd)

Dec	Hex	EBCDIC(4)					ISO IBM-PC			BookMaster Symbol Names(2)
		81C	94C	037	500	1047	-8	437	850	
248	F8	8	8	8	8	8	ø	°	°	os, degree
249	F9	9	9	9	9	9	û	•	•	ug, lmultidot, umlaut
250	FA			3	3	3	û	•	•	sup3, ua, smultidot
251	FB			Û	Û	Û	û	√	1	Uc, uc, sqrt, sup1
252	FC			Ü	Ü	Ü	ü	n	3	Ue, ue, supn, sup3
253	FD			Û	Û	Û	ÿ	z	2	Ug, ya, sup2
254	FE			Ú	Ú	Ú	þ	■	■	Ua, thorn, sqbul
255	FF	E0	E0	E0	E0	E0	ÿ	RSP	RSP	ye

- (1) The ASCII controls and graphics are from ANSI X3.4. The ISO-8 controls are from ISO 6429, and the graphics are from ISO 8859-1. The ISO-8 graphics are code page 00819, named ISO/ANSI Multilingual. IBM-PC controls and graphics are shown. The graphics are common to code page 00437, named Personal Computer, and code page 00850, named Personal Computer - Multilingual Page. Code pages 00437 and 00850 are shown separately beginning at X'80', after which they diverge in content.
- (2) The symbol names shown are to be preceded by an ampersand (&) and followed by a period (.) to form a symbol. Source: SC34-5009.
- (3) ASCII, ISO-8, and IBM-PC X'27' and EBCDIC X'7D' are an apostrophe having the appearance of a straight single quote. The BookMaster "apos" produces a character having the appearance of an accent acute.
- (4) Five columns of EBCDIC graphics are shown. The first is the 81-character character set 0640, called the syntactic character set, that is mapped the same on all EBCDIC code pages. The second is the standard IBM 94-character character set mapped on code page 00037. The third is code page 00037, named USA/Canada - CECF (Country Extended Code Page). The fourth is code page 00500, named International #5. The fifth is code page 01047, named Latin 1/Open Systems. Code pages 00037, 00500, 01047, and 00819 (ISO-8) all map the 189-character character set 0697. Source: SE09-8002.
- (5) f, ≈, and Ø are of nonstandard width.
- (6) EBCDIC X'A0' and ISO-8 X'B5' are micro but resemble mu. The BookMaster "usec" produces a character of nonstandard width.

Control Character Representations

ACK	Acknowledge	IT	Indent Tab
BEL	Bell	ITB	Intermediate Transmission Block
BS	Backspace	IUS	International Unit Separator
BYP	Bypass	LF	Line Feed
CAN	Cancel	MFA	Modify Field Attribute
CR	Carriage Return	NAK	Negative Acknowledge
CSP	Control Sequence Prefix	NBS	Numeric Backspace
CU1	Customer Use 1	NL	New Line
CU3	Customer Use 3	NUL	Null
DC1	Device Control 1	POC	Program-Operator Communication
DC2	Device Control 2	PP	Presentation Position
DC3	Device Control 3	RES	Restore
DC4	Device Control 4	RFF	Required Form Feed
DEL	Delete	RNL	Required New Line
DLE	Data Link Escape	RPT	Repeat
DS	Digit Select	SA	Set Attribute
EM	End of Medium	SBS	Subscript
ENP	Enable Presentation	SEL	Select
ENQ	Enquiry	SFE	Start Field Extended
EO	Eight Ones	SI	Shift In
EOT	End of Transmission	SM	Set Mode
ESC	Escape	SO	Shift Out
ETB	End of Transmission Block	SOH	Start of Heading
ETX	End of Text	SOS	Start of Significance
FF	Form Feed	SPS	Superscript
FS	Field Separator	STX	Start of Text
GE	Graphic Escape	SUB	Substitute
HT	Horizontal Tab	SW	Switch
IFS	Interchange File Separator	SYN	Synchronous Idle
IGS	Interchange Group Separator	TRN	Transparent
INP	Inhibit Presentation	UBS	Unit Backspace
IR	Index Return	VT	Vertical Tab
IRS	Interchange Record Separator	WUS	Word Underscore

Additional ISO-8 Control Character Representations

APC	Application Program Command	OSC	Operating System Command
BPH	Break Permitted Here	PLD	Partial Line Down
CCH	Cancel Character	PLU	Partial Line Up
CSI	Control Sequence Introducer	PM	Privacy Message
DCS	Device Control String	PU1	Private Use One
EPA	End of Guarded Area	PU2	Private Use Two
ESA	End of Selected Area	RI	Reverse Line Feed (or Index)
HTJ	Character Tabulation with Justification	SCI	Single Character Introducer
HTS	Character Tabulation Set	SOS	Start of String
IFS	Information Separator Four	SPA	Start of Guarded Area
IGS	Information Separator Three	SSA	Start of Selected Area
IND	Index	SS2	Single Shift Two
IRS	Information Separator Two	SS3	Single Shift Three
MW	Message Waiting	ST	String Terminator
NBH	No Break Here	STS	Set Transmit State
NEL	Next Line	US	Information Separator One
		VTS	Line Tabulation Set

Formatting Character Representations

NSP	Numeric Space	SP	Space
RSP	Required Space	SHY	Syllable Hyphen

Two-Character BSC Data Link Controls

Function	EBCDIC	ASCII
ACK-0	DLE,X'70'	DLE,0
ACK-1	DLE,X'61'	DLE,1
WACK	DLE,X'68'	DLE,;
RVI	DLE,X'7C'	DLE,<

Commonly Used Editing Pattern Characters

Code (Hex)	Meaning	Code (Hex)	Meaning
20	Digit selector	5B	Dollar sign
21	Start of significance	5C	Asterisk
22	Field separator	6B	Comma
40	Blank	C3D9	CR (credit)
4B	Period	C4C2	DB (debit)

**ANSI-Defined Printer Control Characters
(A in RECFM field of DCB)**

Code	Action before Printing Record
blank	Space 1 line
0	Space 2 lines
-	Space 3 lines
+	Suppress space
1	Skip to line 1 on new page

Hexadecimal and Decimal Conversion

From hex: locate each hex digit in its corresponding column position and note the decimal equivalents. Add these to obtain the decimal value.

From decimal: (1) locate the largest decimal value in the table that will fit into the decimal number to be converted, and (2) note its hex equivalent and hex column position. (3) Find the decimal remainder. Repeat the process on this and subsequent remainders.

Note: Hexadecimal equivalents of all numbers from 0 to 255 are listed in the code tables.

Word																	
Halfword								Halfword									
Byte				Byte				Byte				Byte					
Bits:		0123		4567		0123		4567		0123		4567		0123		4567	
Hex	Dec	Hex	Dec	Hex	Dec	Hex	Dec	Hex	Dec	Hex	Dec	Hex	Dec	Hex	Dec		
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
1	268,435,456	1	16,777,216	1	1,048,576	1	65,536	1	4,096	1	256	1	16	1	1		
2	536,870,912	2	33,554,432	2	2,097,152	2	131,072	2	8,192	2	512	2	32	2	2		
3	805,306,368	3	50,331,648	3	3,145,728	3	196,608	3	12,288	3	768	3	48	3	3		
4	1,073,741,824	4	67,108,864	4	4,194,304	4	262,144	4	16,384	4	1,024	4	64	4	4		
5	1,342,177,280	5	83,886,080	5	5,242,880	5	327,680	5	20,480	5	1,280	5	80	5	5		
6	1,610,612,736	6	100,663,296	6	6,291,456	6	393,216	6	24,576	6	1,536	6	96	6	6		
7	1,879,048,192	7	117,440,512	7	7,340,032	7	458,752	7	28,672	7	1,792	7	112	7	7		
8	2,147,483,648	8	134,217,728	8	8,388,608	8	524,288	8	32,768	8	2,048	8	128	8	8		
9	2,415,919,104	9	150,994,944	9	9,437,184	9	589,824	9	36,864	9	2,304	9	144	9	9		
A	2,684,354,560	A	167,772,160	A	10,485,760	A	655,360	A	40,960	A	2,560	A	160	A	10		
B	2,952,790,016	B	184,549,376	B	11,534,336	B	720,896	B	45,056	B	2,816	B	176	B	11		
C	3,221,225,472	C	201,326,592	C	12,582,912	C	786,432	C	49,152	C	3,072	C	192	C	12		
D	3,489,660,928	D	218,103,808	D	13,631,488	D	851,968	D	53,248	D	3,328	D	208	D	13		
E	3,758,096,384	E	234,881,024	E	14,680,064	E	917,504	E	57,344	E	3,584	E	224	E	14		
F	4,026,531,840	F	251,658,240	F	15,728,640	F	983,040	F	61,440	F	3,840	F	240	F	15		
8		7		6		5		4		3		2		1			

Powers of 2 and 16

m	n	2^m and 16^n	Symbol
0	0	1	
1		2	
2		4	
3		8	
4	1	16	
5		32	
6		64	
7		128	
8	2	256	K (kilo)
9		512	
10		1 024	
11		2 048	
12	3	4 096	
13		8 192	
14		16 384	
15		32 768	
16	4	65 536	
17		131 072	
18		262 144	
19		524 288	
20	5	1 048 576	M (mega)
21		2 097 152	
22		4 194 304	
23		8 388 608	
24	6	16 777 216	
25		33 554 432	
26		67 108 864	
27		134 217 728	
28	7	268 435 456	G (giga)
29		536 870 912	
30		1 073 741 824	
31		2 147 483 648	
32	8	4 294 967 296	
33		8 589 934 592	
34		17 179 869 184	
35		34 359 738 368	
36	9	68 719 476 736	
37		137 438 953 472	
38		274 877 906 944	
39		549 755 813 888	
40	10	1 099 511 627 776	T (tera)
41		2 199 023 255 552	
42		4 398 046 511 104	
43		8 796 093 022 208	
44	11	17 592 186 044 416	
45		35 184 372 088 832	
46		70 368 744 177 664	
47		140 737 488 355 328	
48	12	281 474 976 710 656	P (peta)
49		562 949 953 421 312	
50		1 125 899 906 842 624	
51		2 251 799 813 685 248	
52	13	4 503 599 627 370 496	
53		9 007 199 254 740 992	
54		18 014 398 509 481 984	
55		36 028 797 018 963 968	
56	14	72 057 594 037 927 936	
57		144 115 188 075 855 872	
58		288 230 376 151 711 744	
59		576 460 752 303 423 488	
60	15	1 152 921 504 606 846 976	E (exa)
61		2 305 843 009 213 693 952	
62		4 611 686 018 427 387 904	
63		9 223 372 036 854 775 808	
64	16	18 446 744 073 709 551 616	



File Number: S390-00



Printed in the United States of America
on recycled paper containing 10%
recovered post-consumer fiber.

SA22-7871-00

