

HIGH-SPEED BUFFER REGISTER, HSB-N

Technical Manual

PBC 1007

pb Packard Bell Computer

A SUBSIDIARY OF PACKARD BELL ELECTRONICS
1905 ARMACOST AVENUE • LOS ANGELES 25, CALIFORNIA

August 15, 1961

NOTICE

This document involves confidential PROPRIETARY information of Packard Bell Computer Corporation and all design, manufacturing, reproductions, use, and sale rights regarding the same are expressly reserved. It is submitted under a confidential relationship for a specified purpose, and the recipient, by accepting this document assumes custody and control and agrees that (a) this document will not be copied or reproduced in whole or in part, nor its contents revealed in any manner or to any person except to meet the purpose for which it was delivered, and (b) any special features peculiar to this design will not be incorporated in other projects.

When this document is not further required for the specific purposes for which it was submitted, the recipient agrees to return it.

CONTENTS

Section	Page
I. General	1-1
A. Introduction	1-1
B. Description	1-1
II. Theory of Operation	2-1
A. General	2-1
B. PB250 Computer Connections	2-1
C. Parallel Input and Output	2-3
D. Serial Level Input	2-3
E. Serial Pulse Input	2-5
F. High Speed Buffer (HSB-N) Logic	2-6
G. General Purpose Logic	2-7
III. Maintenance	3-1
A. General	3-1
B. Installation	3-2
C. Troubleshooting Procedure	3-2
D. Marginal Checking	3-7

CONTENTS (Continued)

Section	Page
IV. Parts List	4-1
Appendices	
A. Logic Layouts	A-1
B. HSB-N Test Routine and Program Listing	B-1
C. Modules Schematics	C-1

FIGURES

	Page
1-1. High-Speed Buffer Register, HSB-N	1-2
1-2. General Purpose Logic	1-3
1-3. HSB-N Block Diagram	1-4
2-1. Serial Input-Output (PB 250 Connections)	2-2
2-2. Serial Input (Not PB 250 Connections)	2-4
3-1. HSB-N Installation Drawing	3-3

TABLES

1-1. Connectors	1-6
3-1. Serial Input-Output Cable	3-4
3-2. Control Pulse Cable	3-5
A-1. Glossary of Terms	A-1
B-1. Program Listing	B-3

I. GENERAL

A. INTRODUCTION

Model HSB-N High-Speed Buffer Register, see Figure 1-1, provides intermediate data storage during operation between the PB250 Computer and asynchronous devices.

The HSB-N is a flip-flop shift register designed to accept parallel or serial information nonsynchronous with the PB250 clock and transfer it into the PB250 Computer by means of a block serial input command or to receive information from the PB250 by means of a block serial output command and store it for transfer to external devices. The unit also contains some general purpose logic, see Figure 1-2, which can be patched for specific applications by two jumper plugs, see Figure 1-3. The HSB-N may be used as a buffer between the PB250 and a core memory unit; digital to analog or analog to digital converters; or generally with other computers and systems operating at a clock rate different from the PB250.

B. DESCRIPTION

The HSB-N measures 5-1/4 x 20-1/4 x 19 in. and is packaged in a modified MC-72 module case. The unit is adapted for 19 in. relay rack mounting and weighs 25 pounds. Power is supplied from the PB250 Computer power supply (+6v, 0.2 amp, -12v, 1.8 amps maximum for 22 stages). The control logic is built up from 20 PBC 35-pin and 15-pin plug-in modules.





Figure 1-1. High-Speed Buffer Register






Figure 1-3. HSB-N Block Diagram

The shift register requires one 35-pin plug-in module for each two bits so that the maximum total number of modules for 44 bits, is 42 (31 modules for 22 bits). If the shift register is less than 44 bits long, a termination (jumper) module is installed after the last shift register module.

The connectors used in the HSB-N may be Cannon type or Amphenol equivalents. Table 1-1 lists the Cannon connectors used. An optional accessory to the HSB-N is a display front panel, containing indicator lights for 22 (IB 22) or 44 (IB 44) stages of the shift register.

Table 1-1 (Sheet 1 of 8)

CONNECTORS

J4 Parallel Output DC 37S			
Pin No.	Function	Pin No.	Function
1	B 23	13	B 35
2	B 24	14	B 36
3	B 25	15	B 37
4	B 26	16	B 38
5	B 27	17	B 39
6	B 28	18	B 40
7	B 29	19	B 41
8	B 30	20	B 42
9	B 31	21	B 43
10	B 32	22	B 44
11	B 33	23	Ground
12	B 34	24	Ei

Table 1-1 (Sheet 2 of 8)

CONNECTORS

J5 Serial Pulse Input DE 9P		J7 Computer Serial Input-Output DA 15P	
Pin No.	Function	Pin No.	Function
1	Cp	1	Gsg
2	Ground	3	Gdg
3	Ip	5	Ck
4	Ground	6	Ground
		7	Hsg
		9	Hdg
J6 Serial Level Input DA 15S		11	K1
Pin No.	Function	12	K2
1	Cj	13	K3
2	Ground		
3	Ij		
4	Ground		
5	Sjg		

Table 1-1 (Sheet 3 of 8)

CONNECTORS

J8 Computer Control Pulse Output DB 25P	
Pin No.	Function
1	K1
2	K2
3	K3
4	L1
5	L2
6	L3
7	L4
8	L5
9	Cpg
10	Ground
11	Ground
12	+6v
13	-12v
23	Ground
24	1 vac
25	+50v

Table 1-1 (Sheet 4 of 8)

CONNECTORS

J9 General Purpose Logic DD 50S		J9 General Purpose Logic DD 50S	
Pin No.	Function	Pin No.	Function
1	Ei	22	Q1 reset in 2
2	Eo	23	Q1 reset in 3
3	Rt in 1	24	Q1 reset in 4
4	Rt in 2	25	$\overline{Q1}$ out
5	Rt in 3	26	Q2 out
6	St in 1	27	Q2 set in 1
7	St in 2	28	Q2 set in 2
8	St in 3	29	Q2 set in 3
9	Lsg in 1	30	Q2 set in 4
10	Rsg in 1	31	Q2 reset in 1
11	Lw out	32	Q2 reset in 2
12	Lx out	33	Q2 reset in 3
13	Ly out	34	Q2 reset in 4
14	Lz out	35	$\overline{Q2}$ out
15	Dx out	36	Cpg
16	Q1 out	37	Ground
17	Q1 set in 1	38	Ck
18	Q1 set in 2	46	Start cycle in 1
19	Q1 set in 3	47	Start cycle in 2
20	Q1 set in 4	48	Start cycle in 3
21	Q1 reset in 1	49	Set address in 1
		50	Set address in 2

Table 1-1 (Sheet 5 of 8)

CONNECTORS

J10 General Purpose Logic DC 37P		J10 General Purpose Logic DC 37P	
Pin No.	Function	Pin No.	Function
1	L1'	20	Lw in 1
2	L1	21	Lw in 2
3	L2'	22	Lw in 3
4	L2	23	Lx in 1
5	L3 L4 L5	24	Lx in 2
6	K1'	25	Lx in 3
7	K1	26	Ly in 1
8	K2'	27	Ly in 2
9	K2	28	Ly in 3
10	K3'	29	Lz in 1
11	K3	30	Lz in 2
12	Km in 1	31	Lz in 3
13	Kn in 1	32	Dx in 1
14	Kp in 1	33	Dx in 2
15	Kp in 1	34	Dx in 3

Table 1-1 (Sheet 6 of 8)

CONNECTORS

J11 Parallel Set Input DD 50P		J11 Parallel Set Input DD 50P	
Pin No.	Function	Pin No.	Function
1	b1s	24	b24s
2	b2s	25	b25s
3	b3s	26	b26s
4	b4s	27	b27s
5	b5s	28	b28s
6	b6s	29	b29s
7	b7s	30	b30s
8	b8s	31	b31s
9	b9s	32	b32s
10	b10s	33	b33s
11	b11s	34	b34s
12	b12s	35	b35s
13	b13s	36	b36s
14	b14s	37	b37s
15	b15s	38	b38s
16	b16s	39	b39s
17	b17s	40	b40s
18	b18s	41	b41s
19	b19s	42	b42s
20	b20s	43	b43s
21	b21s	44	b44s
22	b22s	45	St
23	b23s	46	Gnd

Table 1-1 (Sheet 7 of 8)

CONNECTORS

J12 Parallel Reset Input DD 50P		J12 Parallel Reset Input DD 50P	
Pin No.	Function	Pin No.	Function
1	b1r	24	b24r
2	b2r	25	b25r
3	b3r	26	b26r
4	b4r	27	b27r
5	b5r	28	b28r
6	b6r	29	b29r
7	b7r	30	b30r
8	b8r	31	b31r
9	b9r	32	b32r
10	b10r	33	b33r
11	b11r	34	b34r
12	b12r	35	b35r
13	b13r	36	b36r
14	b14r	37	b37r
15	b15r	38	b38r
16	b16r	39	b39r
17	b17r	40	b40r
18	b18r	41	b41r
19	b19r	42	b42r
20	b20r	43	b43r
21	b21r	44	b44r
22	b22r	45	Rt
23	b23r	46	Ground

Table 1-1 (Sheet 8 of 8)

CONNECTORS

J13 Parallel Output DC 37S		J13 Parallel Output DC 37S	
Pin No.	Function	Pin No.	Function
1	B1	13	B13
2	B2	14	B14
3	B3	15	B15
4	B4	16	B16
5	B5	17	B17
6	B6	18	B18
7	B7	19	B19
8	B8	20	B20
9	B9	21	B21
10	B10	22	B22
11	B11	23	Ground
12	B12	24	Ei

J14 Core Memory Coupling DE 9S

Pin No.	Function
1	Ei
2	Eo
3	Start cycle
4	Read (Q1)
5	Write ($\overline{Q1}$)
6	Set address
7	Ground


II. THEORY OF OPERATION

A. GENERAL

The HSB-N register can shift left or right, as determined by the general purpose logic and control pulse codes or command line number. The length of the shift register can be any even number (N) of stages from 2 to 44. Stages 22 and 44 correspond to 1 and 2 words of the PB 250 respectively, but since block serial input and output are controlled by a mask, words can be assembled under control of the PB 250 program (see PB 250 Programming Manual).

B. PB 250 COMPUTER CONNECTIONS

The PB 250 Computer serial input-output connections are shown in Figure 2-1. Two cables connect the HSB-N to the PB 250. These cables contain serial data and mask inputs and outputs (Gdg, Gsg, Hdg, Hsg), the 2 mc computer clock (Ck), control pulse (Cpg), operand line code (L1 through L5), command line code (K1 through K3) and dc power (connectors J7 and J8). Data and mask are determined by the PB 250 program and the buffer register contents, but the direction of shift must be programmed by patching the general purpose logic on jumper plugs J9 and J10 (signals Lsg and Rsg, see Figure 1-2). Typical possibilities for this are: fixed shift direction, determined by grounding the Lsg or Rsg gate on J9; shift direction depending on the command line number out of which the BSO or BSI command is executed; shift direction controlled by flip-flops Q1 and Q2, which are turned on and off by PTU (Pulse to Specified Unit) commands with octal codes (operand lines) numbers 24 through 27. Description of the



functioning of the commands mentioned, is included in the PB 250 Reference Manual.

C. PARALLEL INPUT AND OUTPUT

Parallel inputs and outputs consist of individual "on" level inputs and a common "on" trigger, and individual "off" level inputs and a common "off" trigger.

The true("1") outputs, see Figure 1-2, of all stages of the shift register (B1 through B44) are available on connectors J4 and J13. Each can be loaded by 750 ohms and 150 μ f to ground and supply up to 10 ma into a load returned to a voltage between -8 and -12v (typically diode AND gates of the negative true logic type returned to -12v). Parallel set and reset level inputs (bls, blr) combined with common set and reset trigger inputs (St, Rt) are available on connectors J11 and J12. The maximum load represented by each of these inputs is 5.6k ohms to -12v (one diode AND gate). Level input "true" should be $-9 \pm 3v$, "false" $0 \pm 0.5v$. St and Rt can also be programmed by patching on J9 and J10 typically to the pulse output of a PTU command (Cpg gated by L's and K's). The requirements for the shape of external pulses to be used for St and Rt are: upper level $0 \pm 0.5v$, lower level $-9 \pm 3v$, risetime of positive going (triggering) edge 0.5 μ sec. maximum, duration at lower level 0.5 μ sec. minimum, duration at upper level 0.5 μ sec. minimum.

D. SERIAL LEVEL INPUT

The serial level input, see Figure 2-2, consists of a data line (Ij), a gate line (Sjg) and clock line (Cj) available on J6. Shift direction is to the right. Levels on Ij and Sjg should be $0 \pm 0.5v$ for "false" and $-9 \pm 3v$ for "true". Clock pulse requirements are: upper ("false") level $0 \pm 0.5v$, duration at upper level 0.5 μ sec. minimum, lower ("true") level $-9 \pm 3v$,




Figure 2-2. Serial Input (Not PB250 Connections)

duration at lower level $0.5\ \mu\text{sec.}$ minimum, risetime of positive going (triggering) edge $0.5\ \mu\text{sec.}$ maximum. Ij and S_{jg} should change state only during the time C_j is at its upper ("false") level. The maximum load represented by C_j is 5.6k ohms -12v, S_{jg} 2.8k ohms to -12v, I_j 2.8k ohms to -6v.

E, SERIAL PULSE INPUT

Serial pulse inputs consist of bit reset pulses and clock pulses specifically adapted for connection to analog-to-digital converters M2 and M3. Shift direction is to the right.

The serial pulse input, see Figure 2-2, consists of a clock line (C_p) and a bit reset line (I_p) available on J5. This input is adapted to MULTI-VERTER outputs, where C_p is the bit set and I_p the bit reset signal. Both signals should be negative pulses, upper level $0 \pm 0.5\text{v}$, lower level $-9 \pm 3\text{v}$. I_p should have a duration at the lower level of $0.5\ \mu\text{sec.}$ minimum, duration at upper level $0.5\ \mu\text{sec.}$ minimum, risetime of positive going (triggering) edge $0.5\ \mu\text{sec.}$ maximum. C_p should have a duration at the lower level of $1\ \mu\text{sec.}$ minimum, duration at upper level $1\ \mu\text{sec.}$ minimum, and the fall time of negative going (triggering) edge $0.5\ \mu\text{sec.}$ maximum. The negative going edge of C_p should precede the positive going edge of I_p by $1\ \mu\text{sec.}$ minimum. The negative going edge of C_p causes a right shift and sets the first stage (B1) of the shift register to "1". The positive going edge of I_p will then set the first stage to "0". The load represented by I_p is 5.6k to ground, by C_p 5.6k ohms to -12v and $100\ \mu\text{f}$ into 10k ohms to ground.

F. HIGH-SPEED BUFFER (HSB-N) LOGIC

B1	$sB1 = Csr (Gdg \ Gsg) + Ij \ Sjg \ Csr + Csq \ B2 + Cp \ Csr + bls \ St$ $Rb1 = Csr (\overline{Gdg \ Gsg}) + Csr \ Hsg + \overline{Ij} \ Sjg \ Csr + Csq \ \overline{B2} + Ip + blr \ Rt$
----	--

B2	$sB2 = Csr \ B1 + Csq \ (B3 \ or \ X) + B2s \ St$ $rB2 = Csr \ \overline{B1} + Csq \ (\overline{B3} \ or \ \overline{X}) + b2r \ Rt$
----	--

through

B44	$sB44 = Csr \ B43 + Csq \ (Gdg \ Gsg) + b44s \ St$ $rB44 = Csr \ \overline{B43} + Csq \ (\overline{Gdg \ Gsg}) + b44r \ Rt$
-----	---

$$Csq = Lsg \ Ck \ (Hsg + Gsg)$$

$$Csr = Rsg \ Ck \ (Hsg + Gsg) + Cp + Cj \ Sjg$$

$$Hdg = [(B44 \ or \ Y) \ Rsg + B1 \ Lsg]$$

G. GENERAL PURPOSE LOGIC

Lw	= 3 term AND gate
Lx	= 3 term AND gate
Ly	= 3 term AND gate
Lz	= 3 term AND gate
Dx	= 3 term AND gate
sQ1 Q1 rQ1	= 4 term AND gate
sQ2 Q2 rQ2	= 4 term AND gate
Set address	= 2 term AND gate
Start cycle	= 2 term AND gate OR 1 term
St	= 3 term AND or external input
Rt	= 3 term AND or external input
Ei trigger	$\left. \begin{array}{l} = K_m K_n G_{sg} \\ = K_m K_n H_{sg} \end{array} \right\} \text{One shots}$
Eo trigger	
Rsg	= $K_m K_n \overline{K_p}$ AND 1 term
Lsg	= $K_m K_n K_p$ AND 1 term

III. MAINTENANCE

A. GENERAL

Most of the buffer logic and circuitry can be tested by means of a PB250 program, which generates pseudo-random numbers, transfers them to the buffer (BSO command), reads them back into the computer (BSI command) and compares the number read back to the one generated. The program should have alternate modes of operation to either stop on error, or continue disregarding error (the second of these modes is used to trace malfunctions in the circuitry). Disconnect any equipment other than the PB250 from the buffer during this test, in particular any serial pulse or serial level inputs. Tests of those inputs are best performed in connection with the system in which the buffer is used. This part of the logic contains only a small number of components and signals (Cp, Ip, Cj, Ij, Sjg) and is affected by the timing and levels of the external signals.

Whenever serial pulse input and serial level input are not used Cp and Sjg must be grounded (J5 pins 1 - 2, J6, pins 4 - 5). The shift direction in connection with the PB250 must be selected; for right shift connect J9, pins 9 - 37; for left shift connect J9, pins 10 - 37.

The typical test routine, which is listed and described in Appendix B, does not utilize any part of the general purpose logic, serial pulse input or serial level input.

B. INSTALLATION

Refer to Figure 3-1 for details of the installation of the HSB-N. Note that connectors J16 and J17 are on the PB 250 Computer. Table 3-1 contains serial input-output cable information and Table 3-2 contains control pulse cable information.

C. TROUBLESHOOTING PROCEDURE

For signal flow, circuit details and test points refer to the applicable logic layout given in Appendix A, and proceed as follows:

- 1) Arrange the oscilloscope trigger so that the execute phase of the BSO and BSI commands can be displayed. Gsg, which represents the execute phase of the BSO command gated by the mask, or the cycle sync signal of the PB 250 in conjunction with a delayed sweep, can be used as sync.
- 2) Check to ensure that Gsg and Hsg are operating properly and trace the signals back to the computer.
- 3) Check to ensure that the shift clock (Csr for right shift, Csq for left shift) is operating during the time Gsg and Hsg are true and trace the signals through the clock driver input gates and to all clock driver outputs.
- 4) Check Gdg during the time Gsg is true (this represents the input signal to the buffer). Trace the signal into the shift register, starting at B1 for right shift, Bn for left shift, (n is the number of bits in the buffer).
- 5) Check Hdg during the time Hsg is true (this is the output signal from the buffer into the computer). Trace the signal back into the shift register, starting at Bn for right shift, B1 for left shift.




Table 3-1

SERIAL INPUT-OUTPUT CABLE

HSB Plug J7 DA15S	Function	PB 250 Plug J17 DE9S
Pin No.		Pin No.
1	Gsg	7
2		
3	Gdg	8
4	Ck Shield (Ground)	6
5	Ck	9
6	Shield Ground	
7	Hsg	4
8		
9	Hdg	5
10		
11	K1	3
12	K2	2
13	K3	1
14		
15		

Table 3-2 (Sheet 1 of 2)

CONTROL PULSE CABLE

HSB Plug J8 DB 25S	Function	PB 250 Plug J16 DA 15S
Pin No.		Pin No.
1	K1	3
2	K2	2
3	K3	1
4	L1	4
5	L2	5
6	L3	6
7	L4	7
8	L5	8
9	Cpg	12
10	Ground	13
11		
12	+6v	14
13	-12v	15
14		
15		
16		
17		
18		
19		

Table 3-2 (Sheet 2 of 2)

CONTROL PULSE CABLE

HSB Plug J8 DB 25S	Function	PB 250 Plug J16 DA 15S
Pin No.		Pin No.
20		
21		
22		
		PS7 Terminal Strip
		Terminal No.
23	Ground	13
24	1 vac	14
25	+50v	1

Even for an all "1" mask, Hsg and Gsg contain large "glitches", which do not normally interfere with the operation of the HSB-N, since they occur during the "off" time of the clock.

D. MARGINAL CHECKING

The HSB-N receives its power from the PB 250 Computer power supply, and takes part in any marginal voltage tests. Note that the HSB-N is not affected by the marginal clock tests of the computer, since the HSB-N has its own clock shaper.

IV. PARTS LIST

Item	Description	Part No.	Quantity
1	Assembly, Cable (Block Serial Input-Output)	124-1D4886	1
2	Assembly, Cable (Control Pulse and Power)	124-1D5887	1
3	Assembly, Cable, HSB-N	123-1J5184	1
4	Assembly, Chassis, HSB-N	123-1J5171	1
5	Assembly, Module, CD-100	124-1D2692	4
6	Assembly, Module, DG-100	124-1D2334	1
7	Assembly, Module, DG-102	124-1D2336	5
8	Assembly, Module, EF-101	124-1C4625	3
9	Assembly, Module, GD-100	124-1D2492	2
*10	Assembly, Module, SR-100	124-1C4613	$\frac{n}{2}$
11	Assembly, Module, T1-4	124-1C1005	2
*12	Assembly, Module, Terminal, HSB	124-1C1542	1
13	Assembly, Module, TF-100	124-1D2433	1
14	Assembly, Module, TO-3	124-1C416	1

Item 10, n = number of bits; Item 12, if n = 44, qty of item is 0

Item	Description	Part No.	Quantity
15	Assembly, Module, XCG-100	124-1D2689	1
16	Cable, Coaxial, Microdot, No. 95-3920		AR
17	Capacitor,	217-A3204-101	
18	Cord, Lacing, Nylon; Type P, Waxed, Class 2, per MIL-T-713 (0.050 wide)		AR
19	Nut, Plain, Hexagon, No. 4-40, Cad. Pl.		2
20	Panel, Front, HSB-N	634-1D5176	1
*21	Pin, Polarizing	644-1A3110	38 + n
22	Resistor, 10k, $\pm 5\%$, 1/4w	727-1A3100-103	1
23	Screw, 4-40, Mach, Pan Hd		2
24	Screw, Front Panel	760-1C816-1	4
25	Sleeving, Plastic, 16 gage (per MIL-I-631C)		AR
26	Strip, Power, Junction	124-1C5175	1
27	Washer, Flat, No. 4, Cad. Pl.		2
28	Washer, Lock, No. 4, Int. Tooth		2

Item 21, n = number of bits

Item	Description	Part No.	Quantity
29	Washer, Lock No. 6, Int. Tooth		4
30	Wire, Solid, Uninsulated, 16 gage		AR
31	Wire, Stranded, Vinyl, Insulated 18 gage		AR

APPENDIX A

Logic Layouts

APPENDIX A

Appendix A contains logic layouts for the High-Speed Buffer. A glossary of terms is provided in Table A-1. An index of the various functions and their location in the appendix is as follows:

HSB-N INDEX

Function	Page No.	Function	Page No.
B1, B2	A-13	Ei, Eo	A-9
B3, B4	A-14	Gdg	A-7
B5, B6	A-15	Gdg, Gsg; Gdg, Gsg	A-7
B7, B8	A-16	Gsg	A-7
B9, B10	A-17	Hdg	A-8
B11, B12	A-18	Hsg	A-8
B13, B14	A-19	Ij	A-6
B15, B16	A-20	Ip	A-6
B17, B18	A-21	K1', $\overline{K1}$	A-10
B19, B20	A-22	K2', $\overline{K2}$	A-10
B21, B22	A-23	K3', $\overline{K3}$	A-10
B23, B24	A-24	L1', $\overline{L1}$	A-11
B25, B26	A-25	L2', $\overline{L2}$	A-11
B27, B28	A-26	L5, L4, $\overline{L3}$	A-11
B29, B30	A-27	Lsg	A-9
B31, B32	A-28	Lw	A-10
B33, B34	A-29	Lx	A-10
B35, B36	A-30	Ly	A-11
B37, B38	A-31	Lz	A-11
B39, B40	A-32	Q1	A-12
B41, B42	A-33	Q2	A-12
B43, B44	A-34	Rsg	A-9
Cj	A-6	Rt	A-5
Ck	A-8	Set address	A-9
Cp	A-6	Sjg	A-6
Csq	A-4	St	A-5
Csr	A-4	Start cycle	A-9
Dx	A-10		

Table A-1. (Sheet 1 of 2)



GLOSSARY OF TERMS



Function	Term
B1, B2 - - - B44	Register stages
blr - - - - - b44r	Parallel input reset terms
bls - - - - - b44s	Parallel input set terms
Cj	Serial level clock
Ck	Computer clock
Cp	Serial pulse train clock
Cpg	Control pulse
Csq	Buffer clock left shift
Csr	Buffer clock right shift
Ei	End of input pulse
Eo	End of output pulse
Gdg	Serial output data (from PB 250)
Gsg	Serial output mask (from PB 250)
Hdg	Serial input data (to PB 250)
Hsg	Serial input mask (to PB 250)
Ij	Serial level data
Ip	Serial pulse data (zero bit)
K1 - - - K3	Command line code
L1 - - - L5	Operand line code


Table A-1. (Sheet 2 of 2)


GLOSSARY OF TERMS




Function	Term
Lsg	Shift left gate
Q1	Interlock flip-flop
Q2	Interlock flip-flop
Rsg	Shift right gate
Rt	Reset transfer
Sjg	Serial level gate
St	Set transfer
X	(Gdg Gsg) bus line
Y	Bn bus line





















































































APPENDIX B

Test Routine and Program Listing

APPENDIX B

HIGH-SPEED BUFFER HSB-N TEST ROUTINE

B-1. PURPOSE

To test the capability of the High-Speed Buffer, HSB-N, to provide communication with the PB 250 Computer.

B-2. STORAGE

Ninety words of line 02 plus five channels of line 00.

B-3. TIMING

36 milliseconds for each successful input-output pass.

B-4. OPERATION

The operating procedure is as follows:

- a) Load the Octal Utility Package (see PB 250 Programming Manual, PBC 1004).
- b) After loading the HSB-N test routine, transfer control to sector 377, line 02 by typing 37702.
- c) After the Flexowriter indicating light comes on, type the buffer length in octal, that is, type $26)_8$ for a 22-bit buffer, or $54)_8$ for a 44-bit buffer.
- d) If the BREAK POINT switch is up, the program will shift random numbers into the buffer, read them back and compare with the numbers originally generated.

- e) If an error is found, the program will halt with a line number of $12)_8$ displayed in the OPERAND lights of the PB250 Computer panel. To continue testing, clear any parity by depressing both the ENABLE and BREAK POINT switches.
- f) When the BREAK POINT switch is down, the program will cycle on the same number until this switch is raised. When the BREAK POINT switch is up, the program will generate new numbers.
- g) After an error halt, the operator may inspect the information by dumping (using the Octal Utility Package) sectors 076 and 077 in line 00, which contain the number shifted out and sectors 101 and 102 in line 00 which contain the information received from the buffer.
- h) This program will halt whenever an error is found. When troubleshooting, it is necessary to disregard errors and continue repeating the same output to the buffer. For this mode of operation, the command in location 112 line 02 must be changed to 075S3702;.

B-5. METHOD

The program assembles BSO and BSI masks based on the typed-in buffer length. Pseudo-random numbers are generated in the same manner as described in Random Number Write-Read II (PBC catalog number 9001). These numbers are sent out to the buffer using BSO and received immediately using BSI, commands. The numbers are then compared with the numbers originally generated.

If successful, a new random number is generated. The BREAK POINT switch is tested after every pass; if the switch is down, the same number is used until the switch is raised.

Table B-1. (Sheet 1 of 5)

PROGRAM LISTING

Location	Instruction	Symbolic op Code	Remarks
37702\$	000 4400;	CLC	Initialize 0 → A, C
000	001S0702;	LDP	
001	-7777777		
002	-7777777		
003	076 1302;	STD	
044	101 1302	STD	
005	006S0502;	LDA	
006	107 7502;	[TOF]	
007	105 1102;	STA	
010	012S4502;	CLA	
011	017S5502;	LAI	Full Mask → BSO, BSI, TOF Connector → 10502
012	010S5102;	RTK	
013	014 5102;	RTK	
014	013 7736;	TES	
015	012 7736;	TES	
016	014S5700;	CIB	
017	+0000007	LAI MASK	
020	024 3502;	TCN	
021	001 0402;	LDC	
			2 Octal Digit Buffer Size — F00

Table B-1. (Sheet 2 of 5)

PROGRAM LISTING

Location	Instruction	Symbolic op Code	Remarks
022	026 2110;	ABL	Buffer > 22 Bits ?
023	012S4300;	CLB	
024	000 1100;	STA	
025	026S1502;	SUB	
026	+0000027	+23	
027	047 3502;	TAN	Yes. Buffer = 44 Bits
030	000 0500;	LDA	
031	032S5602;	CAM	
032	+0000054	+44	
033	067 7502;	TOF	
034	113 1502;	SUB	No 22 < Buffer < 44 Form Shift and insert B - 22 Bits into second BSI and BSO masks
035	054 2110;	ABL	
036	037S1402;	ADD	
037	044 2110;	ABL	
040	043 1102;	STA	
041	001 0602;	LDB	
042	000 4500;	CLA	
043	+0000000		
044	077 1102;	STA	

Table B-1. (Sheet 3 of 5)

PROGRAM LISTING

Location	Instruction	Symbolic op Code	Remarks
045	102 1102;	STA	Buffer < 23 Bits 0 → Second Buffer Masks
046	067S3702;	TRU	
047	000 4500;	CLA	
050	077 1102;	STA	
051	102 1102;	STA	
052	114S3702;	TRU	Buffer = 22 Bits
053	054S5602;	CAM	
054	+0000026	+22	
055	067 7502;	TOF	
056	075 2110;	ABL	
057	060S1402;	ADD	No Buffer < 22 Bits Insert B Bits in first word of BSI, BSO Masks
060	065 2110;	ABL	
061	064 1102;	STA	
062	001 0602;	LDB	
063	000 4500;	CLA	
064	+0000000	ABL	
065	076 1102;	STA	
066	101 1102;	STA	
067	070S0602;	LDB	

Table B-1. (Sheet 4 of 5)

PROGRAM LISTING

Location	Instruction	Symbolic op Code	Remarks
070	077 0600;	LDB	Generate Random Number → F16, F17 BSO
071	072S0402;	LDC	
072	+2304555		
073	127 3200;	MUP	
074	076 1300;	STD	
075	100S7200;	BSO	
076	-7777777		BSI
077	-7777777		
100	103S7300;	BSI	
101	-7777777		
102	-7777777		First Word Out = First Word In ?
103	120S3702;	TRU	
104	101 5600;	CAM	
105	107 7502;	TOF	No. Error
106	112S3702;	TRU	
107	124S3702;	TRU	Second Word Out = Second Word In ? Yes- Repeat No. Error
110	102 5600;	CAM	
111	130 7502;	TOF	
112	070S0012;	HLT	

Table B-1. (Sheet 5 of 5)

PROGRAM LISTING

Location	Instruction	Symbolic op Code	Remarks
113	+0000026	+22	
114	111 0502;	LDA	Buffer < 23 Bits Bypass Second Check
115	105 1102;	STA	
116	000 0500;	LDA	
117	053S3702;	TRU	
120	000 4300;	CLB	Extract Bits of Random Number Not Shifted Out
121	076 0400;	LDC	
122	101 4602;	AOC	
123	102S0300;	ROT	
124	000 4300;	CLB	Extract Bits of Random Number Not Shifted Out
125	077 0400;	LDC	
126	102 4602;	AOC	
127	106S0300;	ROT	
130	075 7735;	TES	If Breakpoint Down Hold R. N.
131	071S3702;	TRU	

APPENDIX C

Module Schematics




Figure C-1. HSB-N Module Locations (Sheet 1 of 2)

HSB-N MODULE LOCATIONS

Module	Location
CD-100	1Θ 1P 1T 1U
DG-100	2A
DG-102	1S 1W 2Z 3U 3V
EF-101	1R 1X 3S
GD-100	1V 3Y
SR-100	2B through 2Y Note: When installing N/2 number of SR-100's start at position 2B and install in sequence towards 2Y. After installing N/2 number of SR-100's, install one termination module (124-1C5142) in next sequential open position towards 2Y. When N = 44, there is no next sequential open position and no termination module is installed in the unit.
Termination	Refer to Note above
TF-100	3T
TI-4	1Y 3X
TO-3	3W
XCG-100	1Z

Figure C-1. HSB-N Module Locations (Sheet 2 of 2)

FIRST	LAST	DELETED
R1	R24	
C1	C8	
CR1	CR35	

NOTES: UNLESS OTHERWISE SPECIFIED
 1 ALL RESISTORS ARE $\pm 5\%$, 1/4 W.
 2 ALL DIODES TO BE PER P.B.C.C.
 DWG NO. 358-1A3050.
 3 ALL CAPACITORS ARE 50UUF.




Figure C-3. DG-100 Diode Gate Module Schematic

FIRST	LAST	DELETED
C1	C2	
CR1	CR19	
R1	R6	

NOTES: UNLESS OTHERWISE SPECIFIED

1. ALL RESISTOR VALUES ARE IN KILOHMS $\pm 5\%$ 1/4W

2. ALL DIODES TO BE PER P.B.C.C DWG NO. 358-1A3050.

C-5




Figure C-4. DG-102 Module Schematic

NOTES: UNLESS OTHERWISE SPECIFIED

1. ALL DIODES ARE PER PBCC DWG. NO. 358-1A3050
2. ALL RESISTOR VALUES ARE IN KIL OHMS $\pm 5\%$ 1/4W
3. ALL TRANSISTORS ARE 2N604




Figure C-5. EF-101 Module Schematic

REFERENCE		DESIGNATIONS
FIRST	LAST	DELETED
C1	C20	C5 & C18
CR1	CR38	
Q1	Q6	
R1	R46	

NOTES: UNLESS OTHERWISE SPECIFIED.
 1. ALL RESISTOR VALUES ARE IN KILOHMS $\pm 5\%$, 1/4W.
 2. ALL DIODES: HUGHES HD2935 OR SYLVANIA DI932.
 (P8CC STANDARD PART NO.358-1A3050.)
 3. ALL TRANSISTORS 2N1500.
 4. ALL CAPACITOR VALUES IN UUF.




Figure C-7. SR-100 Shift Register Module Schematic

FIRST	LAST	DELETED
Q1	Q 4	
R1	R 32	
C1	C 9	
CR1	CR 8	

- NOTES: UNLESS OTHERWISE SPECIFIED.
 1. ALL RESISTOR VALUES ARE IN KILOHMS $\pm 5\%$, $\frac{1}{4}$ W.
 2. ALL DIODES TO BE PER PBCC DWG NO.358-1A3050.
 3. ALL CAPACITOR VALUES ARE IN UUF.
 4. ALL TRANSISTORS ARE 2N1500




Figure C-8. TF-100 Flip-Flop Module Schematic

NOTES: UNLESS OTHERWISE SPECIFIED
 1. ALL RESISTOR VALUES ARE IN THOUSAND
 OHM UNITS $\pm 5\%$ $\frac{1}{4}W$.
 2. ALL CAPACITORS IN UUF.
 3. ALL TRANSISTORS TI474.

C-10





Figure C-9. TI-4 Amplifier-Inverter Module Schematic



NOTES:

1. ALL RESISTOR VALUES ARE IN THOUSAND OHM UNITS $\pm 5\%$ 1/2 W
2. ALL CAPACITORS IN UUF UNLESS OTHERWISE NOTED.
3. ALL DIODES HUGHES HD2936 (PBCC STANDARD PART NO. 358-1A3051)
4. ALL TRANSISTORS 2N414.
5. TO VARY PULSE WIDTH (OR DELAY) A CAPACITOR MAY BE ADDED AT PINS 4-6 OR 10-12, AS SHOWN.

Figure C-10. TO-3 One shot Module, Schematic

FIRST	LAST	DELETED
CI	CI4	
CR1	CR7	
L2	L4	L1
Q1	Q7	
RI	R24	R6
TPI		
Y1		

NOTES: UNLESS OTHERWISE SPECIFIED

1. ALL RESISTOR VALUES ARE IN KILOHMS $\pm 5\%$, $\frac{1}{4}$ WATT.
2. ALL DIODES TO BE PER PBCC DWG NO.358-1A3050.
3. ALL CAPACITOR VALUES IN UUF.
4. ALL TRANSISTORS ARE 2N604.
5. TWO SWITCHES INCLUDED IN TEST CIRCUIT FUNCTION, NOT LOCATED ON MODULE BOARD.

C-12




Figure C-11. XCG-100 Clock Generator Module, Schematic