RCA 1600 USERS GUIDE
Preliminary

Introduction

The RCA 1600 is made up of several functional blocks and registers. The functional flow diagram of the RCA 1600 shows how these are interconnected functionally.

Main Memory

The RCA 1600 has a memory cycle of 1.8 microseconds for accessing an 18 bit word. This includes 16 data bits, a memory protect bit, and a parity list. Odd parity is used. The RCA 1600 core memory comes in modules of 1K, 2K, 4K, 8K, 16K, 32K and 64K bytes. Memory can be accessed either by byte or word.

Standard Registers

There are sixteen 16-bit registers formed physically from 16 integrated circuit chips. These are the standard registers of the RCA 1600. They are addressed as full words (16 bits) or bytes (8 bits). They serve as Basic Instruction Counters (BIC), address registers, high speed I/O registers, as well as working storage registers as required by programs.

The standard registers are divided into two sets. While the use of the standard register is largely a matter of application definition, they have specific functions as shown on the functional flow diagram. Which register set the instruction fields are referring to is designated by the X Register (Program State) defined below. Referring to the Register Matrix of the Functional Flow diagram it will be noted that the Register Set one is grouped from AOA1 to HOH1. AO refers to the most significant byte of the word and A1 the least. HOH1 is the Basic Instruction Counter of Register Set 1. Register Set Two is grouped from IOI1 to POP1. NON1 contains the I/O memory address and OOO1 contains the byte count. These are used in conjunction with the high speed I/O channel of the RCA 1600. POP1 is the Basic Instruction Counter for Register Set 2. The purpose of the NON1 and OOO1 registers is to accommodate devices with high transfer rates.

The X Register (Program State)

Which Register Set the instruction fields are referring to and which Basic Instruction Counter is sequencing the next instruction fetch is designated by the 3-bit Program State (X) Register. The register settings have the following meanings:

- X0=0 Basic Instruction Counter HOH1 and the Register Set 1 is used for MA field.
- X0=1 Basic Instruction Counter POP1 is used and the Register Set 2 is used for MA field.
- X1=0 R Field uses Register Set 1
- X1=1 R field used Register Set 2
- X2=0 Automatic Interrupt Permitted.
- X2=1 Automatic Interrupt Inhibited.

Normal use of the RCA 1600 system would have all three bits set either zero or one. Thus, all zeroes refer to Program State 1 and all ones refer to Program State 2. However, each bit may be set individually as required for specific applications.

The W Register (Control)

This register is utilized for testing of conditions resulting from actions of basic instructions and/or for program linkage. The bits of the W Register have the following meaning:

WO	Carry 1	- Indicates carry from most significant bit $(2^7 \text{ or } 2^{15})$ of an arithmetic operation.
W1	NZD	- Indicates arithmetic operation was zero or not zero.
W2		- Used for program use.
w3		- Used for program use.
W4	Carry 2	- Indicates a carry from the next most significant bit (2 ⁶ or 2 ¹⁴) of an arithmetic operation.

W5

- Used for program use.

W6 BIT Test

- Indicates result for Bit operation Basic Instruction or sign of arithmetic operation.

W7 Program Indicator - Sets Program Indicator Light on Console.

DAD Register (Device Address)

The I/O Device Address Register is a one byte (8 bit) register associated with device address lines. This serves as an address to the Control Electronics (CE's) for utilizing the BIN and BOUT lines. Depending upon the system requirements, more than one address may be utilized by a single CE. Out of the 256 combinations available, 5 have been permanently assigned:


- (00)₁₆ Assigned to High Speed I/O Service Request. (Not used by the Programmer)
- (01)₁₆ Reserved for Basic I/O
- (02)₁₆ Assigned to identification of Class 1 interrupts.
- (03)₁₆ Assigned to identification of Class 2 interrupts.
- (FF)₁₆ Reserved for Test and Maintenance Programming.

Assignment of other DAD addresses is usually at system installation time.

BOUT (Bus Output) Register

BOUT consists of 8 output lines and one of the two Strobe lines. BOUT-S1 is the output register of one byte connected to the 8-BOUT lines and Strobe 1 which in turn are connected to the I/O Bus. When BOUT-S1 is addressed by one of the basic instructions, the information byte is transferred to the CE via the BOUT lines of the I/O Bus and Strobe 1 signal via the Strobe 1 line. Which CE will accept the information and the resulting actions are defined by the current DAD address and CE specifications.

BOUT-S2 is identical with BOUT-S1 except the Strobe 2 line is used in place of Strobe 1.



BIN (Bus Input) Register

A Bus Input Register physically consisting of the 8 BIN lines of the I/O Bus. The contents of the BIN lines are determined by the DAD address and the CE specifications. BIN-SO refers to the 8 BIN lines and with no strobe lines used. The basic instruction may address the register as individual bits or as an entire byte. When addressing individual bits, the least significant position (2^0) of BIN is designated as BINO to the most significant position (2^7) of BIN or BIN7. A CE is not affected or notified when BIN-SO is addressed.

BIN-S1 consists of the 8 BIN lines and Strobe 1 of the I/O Bus. When BIN-S1 is addressed, a Strobe 1 signal is transmitted via the strobe one line. Which CE will accept this signal and the resulting actions are defined by the current DAD address and the CE specifications.

Arithmetic Unit

The RCA 1600 arithmetic unit physically is an 8-bit binary adder. The Basic Instruction arithmetic functions are for 8 or 16 bit operations. Since 16 bit operations are automatically cycled in two steps through the adder, the system is functionally a 16 bit arithmetic unit.

MAR Register is the Memory Address Register. MARO and MAR1 refer to the most and least significant byte of the word respecitively.

 $\frac{MR \ Register}{least \ (MR1)}$ is the Memory Register and holds the most (MR0) and least (MR1) significant byte of the word.

BIR Register is the Basic Instruction Register. The contents are functionally decoded, parity checked, and Memory Protect is checked here.

The Basic Instructions total 29. They are logically divided into 3 groups. The formats of these groups are as follows:

Group 1 Memory to Register

10 Instructions

F Function Code		MA			Ι	S		R	
5 Bits		3 Bi	ts	3	Bits	l Bit		4 Bits	
215	211	210	28	27	25	24	23		20

The instructions of Group I are:

. <u>Instruction</u>	<u>Mnemonic</u>
Halles to Manager	T 7000 6
Write to Memory	WTM
Read Memory and Transfer	RMT
Read Memory and Add	RMA
Read Memory and Subtract	RMS
Read Memory and Add with Carry	RMAC
Read Memory and Subtract with Carry	MMSC
Read Memory and Compare	RMC
I/O Transfer to Memory	IOTM
I/O Transfer from Memory	IOFM
Memory Protect Set and Reset	MPSR

Group II Register to Register

10 Instructions

F Function Code			R1	S	SF	S	R	2
5 Bits		4	Bits	2 I	Bits	1 Bit	4 B	its
215	211	2 ¹⁰	27	26	25	24	23	20

The instructions of Group II are:

Instruction	Mnemonic
Add	ABR
Subtract	SBR
Add with Carry	ABRC
Subtract with Carry	SBRC
Compare	CMPR
And	ANDR
Or	ORR
Exclusive Or	XORR
Transfer	TRR
Standard Register Set Transfer	SRST

Function Code	Depends Upon Specific Instruction
5 Bits	11 Bits
215 211 210	20

The formats of the 9 general instructions vary according to their specific function. The 9 instructions are:

Instruction		Mnemonic
Halt Shift Test and Branch		Halt SFT TAB
I/O Test and Branch Decrement and Branch Increment and Decrement		IOB DAB IDR
Bit Operation Constant to Standard Register Constant to Special Register	i	BIT CSTR CSPR

Function Code	<u> </u>	MA	I	S	R	
10010	3 1	Bits	3 Bits	1 Bit	4 Bits	
215 2	11 210	28	2 ⁷ 2 ⁵	24	23	20

Bit Position

Instruction Time - Byte Operation 3.6 us
Word Operation 4.5 us

This instruction performs a compare between two operands, one from memory and the other from a standard register. The operands are unchanged at the termination of the RMC instruction and the results of the compare can be tested through the W Register (Control Register).

R • (MA)

The contents of the memory location addressed by the contents of the standard register specified by the MA field is one operand. The contents of the standard register indicated by the R field is the other operand. The results of the instruction modify the Control Register (W) bits as follows:

The initial setting of the control register does not effect this operation. However, RMC modifies bits of the W register (Control Register) as follows:

W Register Bit

Action On

 2^0 Carry 1

Set to one if carry, set to zero if no carry from most significant bit of operation (2^7 for byte and 2^{15} for word operations).

24 Carry 2

Set to one if carry, set to zero if no carry from next most significant bit of operation (2^6 for byte and 2^{14} for word operations).

RMC Continued

W Register Bit

Action On

 2^1 NZD

Set to zero if result of operation is zero, set to one if operation is non-zero.

26 Bit Operation Test

Set to zero if most significant bit of result is zero and set to one if it is one (2^7 for byte and 2^{15} for word operations).

and are interpreted as follows:

CON	TROL REGISTER (W)
ivo	TOTREY I-DICICATES CARRY FROM(270RZY)
WI	RESULT WAS NOT FERD
W2	INDICATOR FUR PROGRAM USE
W3	INDICATOR FOR FROGRAM USE
17-1	CHAY SHALL ATES CHAY FROM (26 OF 214)
145	INDICATOR FOR FROGRAM USE
N6	PT OR SIGN OF ARTHMETIC OPERATION
WT	FROGRAM INDICATOR-SETS PILIGHT ON CONSOLE

if Then W bits are set as follows:

MA =	R R R R R	2^{0} of $W = \emptyset$ 2^{1} of $W = \emptyset$ 2^{1} of $W = 1$ 2^{6} of $W = \emptyset$	(Binary) (Binary) (Signed) (Signed) (Signed)
MA <	R	$2^6 \text{ of } W = 1$	(Signed)

RMC Continued

The <u>S field</u> indicates whether one byte or one word operations are executed. If S = 0, a byte operation is performed and if S = 1, a word operation is performed.

The \underline{I} field specifies the amount of increment or decrement of the contents of the standard register specified by the MA field. The amount is programmed as follows:

	IFIELD						
2	7 6	2	ING DSC				
0	0		0				
0	0	1	+1				
0	1	0	+2				
O	/	/	+4				
1	0	0	+6				
1	0	1	-/				
7	1	0	-2				
1	1	1	-4				

The setting of the Program State (X) Register bits 2^{0} and 2^{1} conditions the R and MA fields as follows:

	R FIELD							
3	22	2	ه. 2	MAT RE XI	6	SPECIAL REGISTER (RP)		
0	0	0	0	AO	10	BINO		
0	0	0	/	41	11	21100		
0	0	/	0	50	<i>3</i> 0	BINI		
0	0	1	/	81	J1	DINI		
0	1	0	0	co	KO	BOUT 2		
0	1	0	1	CI	KI	B007 E		
0	1	/	0	00	10	BOUTI		
0	1	/	1	01	41	80011		
1	0	0	0	FO	110	040		
1	0	0	/	EI	A11	DAU		
1	0	1	0	FO	NO	W		
1	0	1	/	FI	W] <i>"</i> .		
1	/	0	0	ŝo	ōo	Х		
1	/	0	/	G/	ōı			
1	/	/	0	HO	PO			
1	1	1	7	HI	PI			

MA FIELD								
	09	2	10	-				
0	0	0	4	1				
0	0	1	B	\mathcal{J}				
0	1	0	C	K				
0	1	1	D	4				
7	0	0	E	A1				
7	0	1	F	~				
1	1	0	G	ō				
Z	1	1	H	P				

NOTE: If S=1, 2^0 of the R field are 2^7 of the MA register is ignored and the full word is used for this operation.

F		_		Б	
Function Code	MA MA	Т	S	K	
11010	3 Bits	3 Bits	1 Bit	4 Bits	
215 21	1 ₂ 10 ₂ 8	₂ 7 ₂ 5	24	23	20

Bit Position

Instruction Time - Byte or Word

3.6 us

This instruction loads the contents of a memory location to a standard register. The <u>MA field</u> specifies the standard register which contains the <u>word memory address</u> of the data to be transferred to a register specified by the R field.

The <u>S field</u> specifies whether one byte or one word is stored. If S = 0, a byte is stored; if S = 1, a word is stored.

The <u>I field</u> specifies the amount of increment or decrement of the contents of the standard register identified in the MA field. The amount is specified in the I field as follows:

7 6 5 IM 2 2 2 0R 0 0 0 0 0 0 1 +1 0 1 0 +2 0 1 1 +4 1 0 0 +6 1 0 1 -1 1 1 0 -2 1 1 1 -4		I F	IE.	10
0 0 0 0 0 0 1 +1 0 1 0 +2 0 1 1 +4 1 0 0 +6 1 0 1 -1 1 1 0 -2	2	7 2	د د	IHQ DEC
0 1 0 +2 0 1 1 +4 1 0 0 +6 1 0 1 -1 1 1 0 -2	0	0	0	0
0 1 1 +4 1 0 0 +6 1 0 1 -1 1 1 0 -2	0	0	1	+1
100+6	0	1	0	+2
101-1	0	/	/	+4
110-2	/	0	0	+6
-	1	0	/	-/
111-4	1	1	0	-2
	1	1	1	-4

The setting of the Program State Register (X) Bits 2^0 and 2^1 conditions the R and MA field as follows:

CON	TROL REGISTER (W)
110	CARRY 1-INDICATES CARRY FROMIZTORS
WI	NEO-INCICATES ACTUMETIC OF EXATE RESULT WAS NOT FERO
W2	INDICATOR FUR PROGRAM USE
W3	INDICATOR FOR FROGRAM USE
IV.S	CHRRY 2-INDICATES CARRY FROM (26 OR 21)
145	INDICATOR FOR FROGRAM USE
W6	ETTOPTEST-INDICATES RESULT OF BITOF BE OR SIGN OF ARITHMETIC OPERATION
WZ	FRUGRAM INDICATOR-SETS PI LIGHT ON CONSOL

	MA FIELD									
		ره م اور ه	, ₈	XC	7=					
	2	r	2	0	/					
	0	0	0	4	1					
	0	0	1	B	\mathcal{J}					
	0	1	0	C	1					
	0	1	1	D	4					
	/	0	0	E	11					
1	1	0	1	F	~					
ı	/	/	0	G	0					
I	/	1	/	H	P					

					RIX	
	_		_	RE		SPECIAL
Z	3 ·	2/	2	0	7	REGISTER (RP)
						(KP)
0	0	0	0	10	10	BINO
0	0	0	/	41	II	21/10
0	0	/	0	50	30	5IN I
0	0	/	/	81	J1	BINI
0	/	0	0	co	κο	DOUTE
0	/	0	1	CI	KI	BOUT 2
0	1	/	0	00	10	gour.
0	1	/	/	DI	11	BOUTI
1	0	0	0	EO	110	040
1	0	0	/	EI	A11	DAD
1	0	1	0	FO	NO	44
1	0	/	1	FI	W	W
\mathbb{Z}	/	0	0	50	ōο	_
$\overline{\mathcal{L}}$	1	0	1	G/	ŌΙ	X
1	/	/	0	NO	PO	
1	1	1	7	41	PI	
_			-			

The Control Register (W) is not affected nor does it affect this instruction.

Note: If S = 1 - The 2 bit of the R field is ignored and the 2 bit of the MA register is ignored and the full word from memory is stored into the register.

F Function Code	MA	1	I	S	R	
11001	3 Bi	its 3 I	Bits	1 Bit	4 Bits]
2 ¹⁵ 2	1 210	28 27	25	24	23	20

Bit Position

Instruction Time - Byte Operation 3.6 us
Word Operation 4.5 us

This instruction performs a binary add of two operands, one from memory and the other from a standard register. The result is stored in the standard register.

$$R + (MA) \longrightarrow R$$

The contents of a memory locations addressed by the contents of the standard register, indicated by the MA field is one operand. The contents of the standard register, indicated by the R field, is the other operand. The result is stored in the standard register identified in the R field.

The S field identifies whether one byte or one word operations are performed. If S=0, a byte operation is performed; if S=1, a word operation is performed.

The <u>I field</u> states the amount of increment or decrement of the contents of the standard register identified in the MA field. The amount is specified in the I field as follows:

. =	T F	IE	20
2,	, ₆	, 5	TW() DEC
O.	0	0	0
0	0	/	+1
0	1	0	+2
0	/	/	+4
1	0	0	†6
1	0	/	-1
1	1	0	-2
1	7	1	-4

RMA Continued

The setting of the Program State Register (X) bits 2^0 and 2^1 conditions the MA and R fields as follows: RFIELD

CON	TROL REGISTER (W)
ivo	CIRRY I-INDICATES CARRY FROM (270RES)
WI	NED-INCICATES ARTHMETIC OF EXATION RESULT WAS NOT PERO
W2	INDICATOR FOR PROGRAM USE
W3	INDICATOR FOR FROGRAM USE
174	CANAY 2-INDICATES CAPAY FROM (26 OR 214)
W5	INDICATOR FOR FROGRAM USE
W6	ETTOPTEST-INDICATES RESULT OF EITOP ET OR SIGN OF ARITHMETIC OPERATION
W7	FROGRAM INDICATOR-SETS PILLIGHT ON CONSOLE

MA FIELD								
10 9 8 XO = 2 2 2 0 1								
0	0	0	4	1				
0	0	1	B	\mathcal{J}				
0	1	a	C	K				
0	1	1	D	4				
1	0	0	E	11				
1	0	1	F	~				
1	1	0	G	0				
1	1	1	H	P				

				MAI					l
				RI XI				PEGISTER	l
23	2	2		0	т-	7	K	(RP)	
0	0	0	0	40	1	0		BINO	١
0	0	0	1	41	Ŀ	[/	Ĺ		١
0	0	1	0	80	1	<i>7</i> 0		BINI	١
0	0	. /	1	81	ŀ	<i>"</i>	Ľ		
0	1	0	0	co	1	KO		BOUT 2	
0	1	0	1	C	1	KI	Ľ		
0	/	/	0	2	2	10		BOUTI	
0	1	1	1	D	4	41	ľ		
1	0	0	0	EC	2	AIC	2	DAD	
1	0	0	/	E	/	11	1		
1	0	/	0	F	0	NC	2	W	
1	C) /	1	F	1	N	1	,,	
7	-		0) 5	O	ō	2	Х	
7	,	, ,) /	G	7	ō	/	^	
7	,	, ,	, ,	2 1	10	P	9		_
7	,	,	,	1	//	P,	/		
~	o t	. ,	, f	fο	_	٠+		this	_

The setting of the Control Register (W) does not affect this instruction. However, the RMA modifies bits of the W Register as follows:

W Bit

Action On

2⁰ Carry 1

Set to one if carry, set to zero if no carry from the most significant bit of operation (2^7 for byte operation, 2^{14} for word operation).

2⁴ Carry 2

Set to one if carry, set to zero if no carry from next most significant bit of operation (2^6 for byte operation, 2^{14} for word operation).

 2^1 NZD

Set to zero if result of operation is zero, set to one if result of operation is non-zero.

W Bit

Action On

26 Bit Operation Test

Set to zero if most significant bit (2^7) for byte operation, 2^{15} for word operation) of the result is zero. Set to one if most significant bit of result is one.

Note: If S = 1 - 2^0 of the R field and 2^0 of the MA register is ignored and the full words are used for this operation.

F Function Co	de	MA		I.		S	R	
11011		3	Bits	3 Bits		1 Bit	4 B	its
2 ¹⁵	2 ¹¹	2 ¹⁰	28	27	25	24	23	2

Bit Positions

Instruction Time - Byte Operation 3.6 us
Word Operation 4.5 us

RMAC performs a binary add of two operands, one from memory and the other from a standard register, plus an initial carry setting, and stores the result at the standards register.

$$R + (MA) + WO(2^0) \longrightarrow R$$

The contents of a memory location addressed by the contents of the standard register specified in the MA field is one operand. The standard register addressed by the R field in the other operand. The contents to carry 1 (2^0 of the W register) provides the initial carry. The result is stored at R.

The <u>S field</u> indicates whether one byte or one word operations are performed. If S = 0, a byte operation is performed. If S = 1, a word operation is indicated.

The <u>I field</u> specifies the amount of increment or decrement desired for the standard register addressed in the MA field. The amount is as follows:

		IF	·IE	LD
	2		6 5 2	JUNG DEC
1	0	0	0	0
ı	0	0	1	+1
ı	0	7	0	+2
ı	O	1	/	+4
l	/	0	0	† 6
I	1	0	1	-/
	1	1	0	-2
	1	1	1	-4
_				

RMAC Continued

CONTROL REGISTER (W)

NO

W3

114

W5

146

WZ

The setting of the Program State (X) Register bits 2^{0} and 2^{1} affects

the R and MA fields as follows:

R FIELD

		FI	A EL	D	
ROL REGISTER (W)	2	2	2	x0) -
OF APITUMETIC OFFEATION NACO-INCIDATES ASSIMETIC OFFEATION	0	0	0	4	1
RESULT WAS NOT ZERO	0	0	1	B	J
INDICATOR FOR PROGRAM USE	0	1	0	c	K
INDICATOR FOR FROGRAM USE	0	1	1	0	1
CANAY 2-INDICATES CAPAY FROM (26 UR 214) CE SELTIMETIC SPERATION	1/	0	0	E	1.1
INDICATOR FOR FROGRAM USE	17	0	1	F	~
ET OR SIGN OF ARITHMETIC OPERATION	17	1	0	G	0
FROGRAM INDICATOR-SETS PILIGHT ON CONSOLE	1	1	1	H	P

٠.		z. /		RE XI	G	SPECIAL REGISTER
2	32	• '	2	0	1	(RP)
0	0	0	0	AO	10	BINO
0	0	0	1	41	11	DINO
0	0	/	0	50	30	BINI
0	0	/	/	51	J1	BINI
0	1	0	0	co	KO	BOUT 2
0	/	0	1	CI	KI	80072
0	1	/	0	20	10	BOUTI
0	1	1	1	DI	11	80077
1	0	0	0	ΕO	110	DAD
1	0	0	1	EI	A11	DAD
1	0	/	0	FO	NO	W
1	0	/	/	FI	M	
7	1	0	0	SO	ōο	x
1	/	0	/	G/	01	
1	1	1	0	HC	PS	
1	1	1	1	HI	PI	
4.1	_				4 :	200

The initial setting of the W Register affects the operation as follows:

W Register Bits

Action On

 2^0 Carry 1

The setting of this position is used as a carry into 2^0 position of the operation.

and the instruction modifies bits of the W Register as follows:

20 Carry 1

Set to one if carry, set to zero if no carry from the most significant bit of the operation (2 7 for byte and 2 15 for word operations).

2⁰ Carry 2

Set to one if carry, set to zero if no carry from next most significant bit of operation $(2^6 \text{ for byte and } 2^{14} \text{ for word operations}).$

 2^1 NZD

If result of this operation is a zero, this bit will remain unchanged from its initial condition. If the result of the operation is non-zero, the bit is set to one.

RMAC Continued

W Register Bits

Action On

2 Bit Operation Test

Set to zero if most significant bit of result is zero. Set to one if most significant bit of result is one. (2^7 for byte and 2^{15} for word operations).

Note: If S = 1 - 20 of the R and MA register is ignored and the full word operation is performed.



RMSC Continued

W Register Bits

Action On

 2^6 Bit Operation Test

Set to zero if most significant bit of the result is zero and set to one if it is one (2^7) for byte and 2^{15} for word operations).

- Note: 1. The difference is placed in the subtrahend rather than the minuend. In Register to Register Subtract, the result replaces the minuend.
 - 2. If S = 1, 2^0 bits of the R field and MA register are ignored and the full word is used for this operation.

RMSC Continued

The setting of the Program State (X) Register Bits 2^0 and 2^1 conditions the R and MA fields as follows:

	KFIELD									
2	23222			RIX EG =	SPECIAL REGISTER (RP)					
0	0	0		40	10					
0	0	0	1	41	II	BINO				
0	0	/	0	50	30	0.544				
0	0	1	/	81	J1	BINI				
0	1	0	0	co	KO					
0	1	0	1	CI	KI	BOUT 2				
0	/	1	0	20	10	201171				
0	1	/	/	DI	41	BOUTI				
1	0	0	0	ΕO	A10	- 4 -				
1	0	0	/	ΕI	A11	DAD				
/	0	7	0	FO	NO	444				
1	0	1	1	FI	W	W.				
/	1	0	0	<i>30</i>	ōο	~				
/	/	0	/	S1	ō١	Х				
/	1	1	0	NO	PC					

,	MA FIELD									
		09	8	KO	=					
	2	2	2	0	/					
1	0	0	0	4	1					
	0	0	1	B	\mathcal{F}					
	0	1	0	C	K					
	0	/	1	D	۷					
	\	0	0	£	11					
	1	0	1	F	~					
	1	1	0	G	0					
	1	1	1	H	P					

NO	TROL REGISTER (W) CLERY I-MOICHES CHERY GOMICTORES, OF SPILMETIC CREEKTION
WI	NED-TUCKATES ASTUMETIC OFERATION RESULT WAS NOT FERO
W2	INDICATOR FOR FROGRAM USE
W3	INDICATOR FOR FROGRAM USE
17.1	CARRY 2-INDICATES CARRY FROM (26 OR 214 OF ADITHMETIC OPERATION
W5	INDICATOR FOR PROGRAM USE
W6	ETOPTEST-INDICATES RESULT OF BITOP ET OR SIGN OF ARITHMETIC OPERATION
W7	FROGRAM INDICATOR-SETS PI LIGHT ON CONSOL

The initial setting of the W Register affects this instruction as follows:

W Register Bits

Action On

2⁰ Carry 1

The setting of this position is used as a carry into 20 position of the operation.

and the instruction modifies bits of the W register as follows:

2⁰ Carry 1

Set to one if carry, set to zero if no carry from most significant bit of operation (2^7 for byte and 2^{15} for word operation).

2⁴ Carry 2

Set to one if carry, set to zero if no carry from next most significant bit of operation. (2^6 for byte and 2^{14} for word operations).

21 NZD

If the result of this operation is a zero, this bit will remain unchanged from initial conditions. If the result of the operation is non-zero, the bit is set to one.

F Function Code		MA			I	S		R		
10000		3 Bi	ts	3	Bits	Х	Х	X		Х
2 ¹⁵	211	210	28	27	25	24	23	22	21	20

Bit Position

Instruction Time - 3.6 us

This instruction transfers the contents of a <u>one byte</u> memory location to an input/output Control Electronics (CE). The CE is specified by the previously set Device Address Register (DAD). The memory <u>byte</u> location is specified by the contents of the standard register designated by the MA field (an odd memory address specifies the low order byte, an even the high order byte of the memory word). The transfer over the I/O Bus is conditioned with Strobe 1 or Strobe 2 as indicated by the R field. The R settings are as follows:

XXOX Bout 2 XXIX Bout 1 (X means don't care case)

The <u>S field</u> is ignored since all operations are one byte.

The \underline{I} field designates the amount of increment or decrement of the MA register as follows:

	Į F	IE	10
2	2	5 25	INV DEC
O	0	0	0
0	0	1	+1
0	7	0	+2
O	/	/	14
1	0	0	+6
1	0	/	-/
1	1	0	-2
1	1	1	-4

The \underline{W} (Control) Register does not affect nor is it modified by their instruction.

IOFM Continued

The setting of the \underline{X} (Program State) Register 2^0 bit conditions the MA field as follows:

	MA FIELD									
	2"	2	x0	= /						
1	0	0	0	4	1					
	O	0	/	E	\mathcal{J}					
	0	1	0	C	K					
	0	1	1	D	۷					
	1	0	0	E	Af					
	7	0	1	F	~					
	1	1	0	G	0					
	1	1	1	H	P					

IOTM I/O Transfer to Memory (Write Bin to Memory)

F Function Cod	e		MA	•	I	S		R		
11000		3	Bits	3	Bits	Х	Х	X		X
215	211	210	28	27	25	2 ⁴	23	22	21	20

Bit Position

Instruction Time - 3.6 us

This instruction provides the ability to transfer 8 bits to a <u>one</u> <u>byte</u> memory location from the Input/Output Bus. The CE (Control Electronics) is specified by the previously set Device Address Register (DAD). The <u>memory byte location</u> is specified by the contents of the standard register designated by the MA field. (An <u>odd</u> memory address specifies the low order 8 bit byte of the memory word and the <u>even</u> memory address designates the high order 8 bit byte of the memory word.) The CE may or may not be notified of the transfer as indicated by the R field. When Bin 0 is designated, no strobe is sent and when Bin 1 is designated, strobe 1 is sent.

The valid R settings are as follows:

XXOX Bin 0 (X means don't care case)
XXIX Bin 1

The <u>S field</u> is ignored since all operations are one byte.

The \underline{I} field provides the ability to increment or decrement the MA register as follows:

		T F	IE	LD
	2	2		JNG
L	0	0	0	0
	0	0	/	+1
	0	7	0	12
	O	/	/	14
L	/	0	0	+6
	/	0	/	-/
	/	/	0	-2
	,	1	1	-4
_				

IOTM Continued

The W (Control) Register does not affect nor is it modified by this instruction.

The setting of the X (Program State) Register 2^{0} bit conditions the MA field as follows:

	MA FIELD								
	/o_s	X	>=						
4	L	Z.	10	1					
0	ō	0	4	1					
0	0	1	B	J					
0	1	Q	c	K					
0	/	1	D	1					
1	0	0	Ē	11					
1	0	1	F	~					
1	1	0	G	0					
	1	1	H	P					

F Function Code		M.A	7	I		S		R	
10001		3 Bi	ts	3 Bits	3	1 Bit		4 Bits	
215	211	210	28	27	25	24	23		20

Bit Position

Instruction Time - Byte Operation
Word Operation

3.6 us 4.5 us

The instruction performs a binary subtract between two operands, one from memory and the other from a standard register. The result is stored in the standard register.

$$(MA) - R \rightarrow R$$

The contents of the memory location, addressed by the contents of the standard register indicated in the MA field, is the minuend. The contents of the standard register, indicated by the R field is the subtrahend. The result is stored in the standard register specified by the R field.

The <u>S field</u> indicates whether the instruction operates on bytes or words. If S = 0, a byte operation is executed. If S = 1, a word operation is performed.

The <u>I field</u> provides the ability to increment or decrement the register specified in the MA field. The amount is specified below:

	IFIELD									
2	, .	• 5	JNG DEC							
O	0	0	0							
0	0	1	+1							
0	7	0	+2							
O	/	/	+4							
1	0	0	+6							
1	0	/	-/							
1	1	0	-2							
1	1	1	-4							

RMS Continued

The setting of the Program State Register (X) conditions the MA and R fields as follows:

			FI.	IA EL	D	
		Γ	0 9	8	ro)=
CON	TROL REGISTER (W)		2		0	/
ivo	CARRY 1-INDICATES CARRY FROM(270R215)	0	0	0	4	1
WI	NEW INCHES AFILMETIC OFERATION	0	0	/	E	\mathcal{J}
WE	INDICATOR FOR PROGRAM USE	0	1	a	C	K
W3	INDICATOR FOR FROGRAM USE	0	1	1	D	1
17.4	CANTINATION OFFRATION	1	0	0	E	11
175	INDICATOR FOR FROGRAM USE	1	0	1	F	~
115	ETY OF YEST-INDICATES RESULT OF BITOP	17	1	0	G	0
-W7	PROBREM INDICATOR-SETS PILIGHT ON CONSOLE	Z	1	1	H	P

	R FIELD									
	32/0			MAT RE XI	6	SPECIAL REGISTER				
S.	2		2	0	1	(RP)				
0	0	0	0	AO	10	BINO				
0	0	0	1	11	I/	BIND				
0	0	/	0	50	30	BINI				
0	0	/	/	81	J1	DINI				
0	1	0	0	co	KO	PAUTA				
0	1	0	1	CI	KI	BOUT 2				
0	/	/	0	20	10	201171				
0	1	/	1	01	41	BOUTI				
1	0	0	0	FO	110	5.4.5				
1	0	0	1	EI	A11	DAD				
1	0	1	0	FO	NO	444				
7	0	/	1	FI	NI	W.				
1	1	0	0	30	ōο					
1	1	0	/	31	51	X				
1	1	1	0	HO	PO					
	1	1	7	W	PI					

The initial setting of the W Register (Control) does not affect this instruction. However RMS modifies bits of the Control Register as follows:

W Bit

Action On

 2^0 Carry 1

Set to one if carry, set to zero if no carry from the most significant bit of the operation. (2^7 for byte and 2^{15} for word operations)

24 Carry 2

Set to one if carry, set to zero if no carry from the next most significant bit of operation. (26 for byte one 214 for word operations).

 2^1 NZD

Set to zero if result of the operation is a zero, set to one if result is non-zero.

W Bit

Action On

 2^6 Bit Operation Test

Set to zero if most significant bit of result is zero. Set to one if most significant bit of result is one. (27 of for byte and 2^{15} for word operations).

Note:

- 1. This instruction places the difference in the subtrahend rather than the minuend. However, the Register to Register subtract instruction places the difference in the minuend.
- 2. If $S = 1 2^0$ of the R field and MA register is ignored and the full words are used for this operation.

F Function Code	MA	I	S	R
01000	3 Bits	3 Bits	1 Bit	4 Bits
215	211 210 28	3 27 25	24	23 20

Bit Position

Instruction Time - Byte or Word

3.6 us

This instruction stores the contents of a standard register to high speed memory. The <u>contents</u> of a register specified by the <u>R field</u> is stored at memory location specified by the <u>word contents</u> of the standard register specified by the <u>MA field</u>.

The <u>S</u> field specifies whether one byte or one word is stored. If S = 0, a byte is stored. If S = 1, a word is stored.

The <u>I field</u> specifies the amount of increment or decrement of the <u>contents</u> of the standard register specified by the <u>MA field</u>. The amount is specified in the I field as follows:

	IFIELD										
2	2766										
0	0	0	0								
0	0	1	#1								
0	1	0	+2								
0	1	1	+4								
1	0	0	+6								
7	0	1	-/								
7	1	0	-2								
1	1	1	-4								

The setting of the Program State (X) Register Bit $2^{\,0}$ and $2^{\,1}$ conditions the R and MA fields as follows:

	R FIELD									
2	232212		R	TRIX EG	SPECIAL REGISTER					
0	0	<u> </u>	0	μ_	10	(RP)				
0	0	0	$\frac{1}{7}$	┼	11	BINO				
0	0	_	0	 	10	ļ				
0	0	'	,	-	51	BINI				
0	-	0	.		KO	ļ				
0	<u> </u>	0	-	-	KI	BOUT 2				
0	.		<u>.</u>	-	20					
0	;	÷	$\frac{3}{7}$	_	21	BOUTI				
1	0		0		110					
1	0	0	_	<u> </u>	MI	DAD				
1	0	-	0	-	NO					
1	0	'	1			W				
H	$\frac{0}{7}$			F1		•				
-			0		ō0	х				
H	<u> </u>	0			ŌΙ					
1	<u> </u>	<u>_</u>	0	НО						
<u></u>	<u>_</u>	_	4	ΗI	PI					

MA FIELD									
2	/o g	XI)= /						
0	0	0	4	1					
0	0	1	B	\mathcal{F}					
0	1	0	C	K					
0	1	1	D	1					
上	0	0	E	11					
1	0	1	F	~					
1	1	0	G	ō					
/	1	1	H	P					

The Control Register (W) does not affect or is it modified by this instruction.

NOTE: If $S = 1 - 2^0$ of the R field is ignored and 2^0 of the MA register is ignored and the full word is stored in memory.

F Function Code		MA		I		S	R				
01010		3 B	its	3	Bits		X	Х	X	Х	
2 ¹⁵	211	2 ¹⁰	28	27		25	24	23	22	2^{1}	20

Bit Position

Instruction Time - 3.6 us

This instruction provides the function of setting or resetting the memory protect bit (2^{16}) of a memory word. The <u>MA fields</u> give the location of the memory word. The <u>S field</u> has no effect on this instruction and 2^0 of the MA field is ignored and a full word operation is performed. However, the 2^0 position of the R field indicates set or reset as follows:

 $2^{0} = 1$ Memory Protect Set $2^{0} = 0$ Memory Protect Reset

The <u>I field</u> specifies the amount of increment or decrement of the standard register designated by the MA field. The amount is as follows:

	I F	IE.	LD
2		2	ING DEC
0	0	0	0
0	0	1	+1
0	7	0	+2
0	1	/	14
1	0	0	+6
1	0	1	-/
1	1	0	-2
1	1	1	-4
_			_

MPSR Continued

The setting of the Program State Register (X) bit 2^0 conditions MA fields as follows:

	MA FIELD									
	7		8	X	>=					
	2	2	2	0	7					
	0	0	1	\mathcal{E}	$\overline{\mathcal{J}}$					
	0	1	0	c	K					
	0	1	1	D	4					
	1	0	0	E	11					
	1	0	1	F	N					
1	/	/	0	G	ō					
	/	1	1	H	P					

Note: This instruction has no effect on the data portion of the memory word. Addressing a memory word with the memory protect bit set with this instruction will not cause 25 of the W (Control) Register to be set. Thus, the Control Register (W) setting has no initial effect nor is it modified by this instruction.

Compare (Register Perform - Compare)

RPCOM

F Function	Code	R1			SF	S		R2	
10110		4 Bits	3	2	Bits	1 Bit	4	Bits	
215	211	210	27	26	25	24	23		20

Bit Position

 1.8 us 2.7 us

This instruction performs a compare between two operands which are registers. The operands are not modified at termination of this instruction and the results of the compare are tested through the W (Control Register).

R1 • R2

The contents of the registers specified by the R1 and R2 fields are the operands. The results of the instruction modify the Control Register Bits by the below rules. (The initial setting of the W Register does not affect this instruction).

W	Re	gis	ste	r Bi	t

Action On

2 ⁰ Carry 1	Set to one if R1 operand is greater or equal to R2 operand and set to zero if less (Binary absolute).
21 NZD	Set to one if R1 operand is equal to R2 operand (Binary - absolute).
2 ¹ NZD	Two's complement (signed) comparison is one if not zero, zero if equal.

2⁶ Bit Operation Test

Is zero if Rl operand is greater or equal to R2 operand and is one if less.

and are interpreted as follows:

CON	CONTROL REGISTER (W)				
110	CIRRY I-INDICATES CARRY FROM (270R 215) OF ARTHMETIC OFFERTION				
WI	NED-INE ICATES AGITUMETIC OFFRATION RESULT WAS NOT JERO				
WZ	INDICATOR FOR PROGRAM USE				
W3	INDICATOR FOR PROGRAM USE				
184	CHRAY E-INDICATES CHRAY FROM (260R 214)				
W5	INDICATOR FOR PROGRAM USE				
116	ET OR SIGN OF ARITHMETIC OFERATION				
WT	FRUGRAM INDICATOR-SETS PI LIGHT ON CONSOLE				

<u>if</u>	Then W bits	are set as	follows:
R1=R2	2^{\perp} of W = \emptyset	(Binary)	
R1≠R2	2^{1}_{0} of W = 1	(Binary)	
R1≥R2	2_0^0 of W = 1	(Binary)	
R1 <r2< td=""><td>2^0 of $W = \emptyset$</td><td>(Binary)</td><td></td></r2<>	2^0 of $W = \emptyset$	(Binary)	
R1=R2	2^1 of $W = \emptyset$	(Signed)	
R1≠R2	2^{\perp} of W = 1	(Signed)	
R1≥R2	2^6 of $W = \emptyset$	(Signed)	
R1 <r2< td=""><td>$2^6 \text{ of } W = 1$</td><td>(Signed)</td><td></td></r2<>	$2^6 \text{ of } W = 1$	(Signed)	

The SF field indicates whether the register addresses are to be treated as standard or special register. This is indicated by setting the Sub-Function (SF) field as follows:

	SF Setting		Action
	26	25	
I	0	0	R1 • R2
1	0	1	S R2
	1	0	S . R2

Where S is the only one of the following valid registers for this instruction:

CMPR Continued

The \underline{S} field indicates a byte (S = 0) or word (S = 1) operation.

When an R field designates a Standard Register, it is conditioned

by the Program State (X) Register bit 2¹ as follows:

SPECIAL REGISTER R2 01 (KP) 000001010 BINO RFIELDS 0010 BINI 0011 0 1 0 0 CO KO BOUT 2 0101 0110 2010 BOUTI 1000 EO MO DAD 1001 1010 FO NO 1011FINI 1 1 0 0 30 00 01 1 0 45 PS

Note if a Special Register is designated, 2^0 and 2^7 bits of the instruction are don't care cases.

- NOTES: 1. When a Special Register is indicated, the S field of the instruction is ignored and the operation is byte only.
 - 2. If S = 1, 2^0 of the R2 and 2^7 of the R1 fields are ignored and the full data words are used for this instruction.

F Function Code	9		R1	SF		S		R2	
11101		4	Bits	2 B	its	1 Bit	L	Bits	
215	211	2 ¹⁰	27	26	25	24	23		20

â.

Bit Position

Instruction Time - Byte Operation 1.8 us Word Operation 2.7 us

This instruction performs a binary add of two operands - both from registers. The result is stored at one of the registers. The contents of the registers indicated by the R1 and R2 registers are the operands. The result is stored in R1 or R2 depending upon the setting of the SF (sub-function) field. The SF field also indicates whether register addresses are to be interpreted as standard or special registers as follows:

SF S	etting
26	25
0 0 1	0 1 0

<u>Action</u>

 $R1 + R2 \longrightarrow R1$ $S + R2 \longrightarrow R2$ $S + R2 \longrightarrow S$

where S is only one of the following special registers for this instruction:

BIN 0 BIN 1
DAD
W
X

The <u>S</u> field indicates whether one byte or one word operations are to be performed. If S = 0, one byte operations are performed; and if S = 1, one word operations are performed.

ABR Continued

When an R field designates a standard register, it is conditioned by the X Register (Program State) bit 2^{L} as follows: RFIELDS

CON	TROL REGISTER (W)
WO	CARRY I-INDICATES CARRY FROM(270R215)
WI	RESULT WAS NOT ZERO
W2	INDICATOR FOR PROGRAM USE
W3	INDICATOR FOR FROGRAM USE
11/1	CARRY E-INDICATES CARRY FROM (26 OR 214) CF ARITHMETIC OPERATION
W5	INDICATOR FOR PROGRAM USE
W6	ETOPTEST-INDICATES RESULT OF BITOP BE OR SIGN OF ARITHMETIC OFERATION
WT	FROGRAM INDICATOR-SETS PILIGHT ON CONSOL

		_			_	-	
RI	2	2	7 28	2	MAI RE XI	RIX EG =	SPECIAL
R2	23	12			o	1	REGISTER (RP)
	0	0	0	0	40	10	arua
	0	0	0	1	41	II	BINO
	0	0	/	0	50	30	
	0	0	1	/	81	51	BINI
	0	/	0	0	co	KO	50
	0	/	0	1	CI	KI	BOUT 2
	0	/	/	0	20	10	22471
	0	/	/	/	01	11	BOUTI
	1	0	0	0	EO	A10	5.45
	1	0	0	/	ΕI	A11	DAD
	1	0	/	0	FO	NO	***
	1	0	/	/	FI	W	W
	1	/	0	0	5 0	ōο	
	1	/	0	/	31	51	х
	1	/	1	0	45	PΩ	
	1	1	1	/	μi	PI	

Note that if a special register is designated, the 2^0 and 2^7 bits of the instruction are don't care cases.

The initial setting of the W Register (Control) does not affect this instruction. However, the operation modifies bits of the W Register as follows:

<u>W Register Bit</u>

Action On

2⁰ Carry 1

Set to one if carry, set to zero if no carry from most significant bit of operation. (2^7 for byte and 2^{15} for word operations).

 2^4 Carry 2

Set to one if carry, set to zero if no carry from next most significant bit of operation. (2^6 for byte and 2^{14} for word operations).

21 NZD

Set to zero if result of operation is a zero, set to one if result is non-zero.

W Register Bit

Action On

2 Bit Operation Test

Set to zero if most significant bit (2 for byte and 2 for word operations) of result is zero. Set to one if most significant bit of result is one.

- NOTES: 1. When a <u>Special Register</u> is indicated for an R field, the S field is ignored and the operation is <u>byte</u> only.
 - 2. If S = 1, 2^0 of the R2 and 2^7 of the R1 fields are ignored and the full data words are used for this instruction.

(Register Perform - Add 2's Complement)

F	F unction Code	F	R1	·	SF	S		R2
	10101	4 B	Sits	2	Bits	1 Bit	4	Bits
2^{15}	211	210	27	26	25	24	23	20

Bit Position

Instruction Time - Byte Operation 1.8 us Word Operation 2.7 us

This instruction performs a binary subtract of two operands, both from registers, and stores the result at one of the registers. The contents of the register indicated by the Rl field is the minuend and the contents of the register indicated by the R2 field is the subtrahend. The result is stored in Rl or R2 depending upon the setting of the Sub-Function (SF) field. The setting of the SF field also indicates whether register addresses are to be interpreted as standard or special register as follows:

SF Se	tting
26	25
0	0
0	1
_1	0

Action

R1 - R2 \rightarrow R1 S - R2 \rightarrow R2 S - R2 \rightarrow S

where S is only one of the following special registers that are valid for this instruction:

BIN O BIN 1
DAD
W
X

The <u>S field</u> indicates a byte or word execution. If S = 0, a byte operation is performed and if S = 1, a word operation is performed.

SBR Continued

When an R field designates a standard register, it is conditioned by the X (Program State) register bit 2^1 as follows: RFIELOS

WO	CARRY I- INDICATES CARRY FROM (270RE)
WI	RESULT WAS NOT PERO
W2	INDICATOR FUR PROGRAM USE
W3	INDICATOR FOR FROGRAM USE
174	CARRY 2-INDICATES CARRY FROM (260R 21) OF ARITHMETIC OPERATION
W5	INDICATOR FOR PROGRAM USE
W6	ET OF SIGN OF ARITHMETIC OPERATION
W7	PROGRAM INDICATOR-SETS PI LIGHT ON CONSOL

RI	_	10 9		7	MAT RE		SPECIAL
``		2		2	X1	-	REGISTER
RZ	Ž	2	2'	20	0	/	(RP)
i	0	0	0	0	10	10	BINO
	0	0	0	/	41	11	BINU
	0	0	/	0	50	<i>J</i> O	D.T.L.I
	0	0	1	/	81	IJ	BINI
	0	1	0	0	co	KO	20.170
	0	1	0	7	CI	KI	BOUT 2
,	0	/	/	0	50	10	00471
	0	1	7	7	DI	41	BOUTI
	1	0	0	0	ΕO	110	0.4.0
	1	0	0	1	EI	A11	DAD
	1	0	1	0	FO	NO	444
	1	0	1	/	11	W	W
	7	/	0	0	30	ōο	
	1	1	0	1	31	51	X
	1	1	1	0	40	PS	
	1	/	1	7	41	PI	

Note that if a special register is designated, the 2^0 and 2^7 bits of the instructions are don't care cases.

The initial setting of the W Register (Control) does not affect this instruction. However, it does modify bits of the W Register as follows:

W Register Bit

Action On

20	Carry	1
----	-------	---

Set to one if carry, set to zero if no carry from most significant bit of operation (2^7 for byte and 2^{15} for word operations).

24 Carry 2

Set to one if carry, set to zero if no carry from next most significant bit (2^6 for byte and 2^{14} for word operations).

 2^1 NZD

Set to zero if result of operation is a zero, set to one if result of operation is non-zero.

W Register Bit

Action On

26 Bit Operation Test

Set to zero if most significant of the result is zero and to one if most significant bit of result is a one (27 for byte and 215 for word operations).

- NOTE: 1. Register to Register Subtract Difference replaced the minuend whereas Memory to Register Subtract Difference replaces the subtrahend.
 - 2. When a <u>Special Register</u> is indicated for an R field, the <u>S field</u> is ignored and the operation is <u>byte</u> only.
 - 3. If S = 1, 2^0 of the <u>R fields</u> are ignored and the full data words are used for this instruction.

ABRC Add with Carry
(Register Perform - Add With Carry)

F Function Cod	le	R1		SF		S	R2	
11111		4 B i	ts	2 В	its	1 Bit	4	Bits
215	211	210	27	26	25	24	23	20

Bit Position

Instruction Time - Byte Operation 1.8 us
Word Operation 2.7 us

This instruction performs a binary add of two operands from registers, plus an initial carry setting, and stores the result at one of the registers. The contents of the registers specified in R1 and R2 fields are the operands. The contents of carry 1 (20 of the W Register) provides the initial carry. The Result is stored in R1 or R2 depending upon the setting of the Sub-Function (SF) field. The SF field also indicates whether or not register addresses are to be interpreted as standard or special registers. This is indicated as follows:

SF S€	tting	
26	25	
0	0	
0	1	
1	0	

R2	+	wo	→ R1

 $R1 + R2 + W0 \rightarrow R1$ $S + R2 + W0 \rightarrow R2$ $S + R2 + W0 \rightarrow S$

Action

where S is only one of the following special registers that are valid for this instruction:

BIN O BIN 1 DAD W X

The <u>S field</u> indicates a byte or word operation. If S = 0, a byte operation is performed and if S = 1, a word operation is executed.

ABRC Continued

When an R field designates a standard register, it is conditioned by the X (Program State) register bit 2^1 as follows:

WO	TROL REGISTER (W) CLEAR I- NOTCATES CARRY FROM (270R2 CE ARITMETIC OFFERATION
WI	NED-THETICATES ASTUMETIC OFFICATION RESULT WAS NOT FERO
W2	INDICATOR FOR PROGRAM USE
W3	INDICATOR FOR FROGRAM USE
174	CHARLETTE CHAY FROM (26 OR 21-
W5	INDICATOR FOR FROGRAM USE
W6	ETTOPTEST-INDICATES RESULT OF BITOF ET OR SIGN OF ARITHMETIC OPERATION
W7	FROGRAM INDICATOR-SETS PI LIGHT ON CONSOL

			~	F	EL	D	S
RI	2				R	TRIX EG	SPECIAL
RZ	2	32	2	<i>'</i> 2'	0	1	REGISTER (RP)
	0	0	0	0	10	10	
	0	0	0	/	41	II	BINO
	0	0	/	0	50	50	
ĺ	0	0	/	/	81	51	BINI
	0	/	0	0	co	KO	22
	0	/	0	/	CI	KI	BOUT 2
	0	/	/	0	50	10	2011
l	0	/	/	1	01	41	BOUTI
l	/	0	0	0	ΕO	110	
1	/	0	0	1	EI	A71	DAD
l	/	0	/	0	FO	NO	
	/	0	1	/	EI	MI	W
	/	/	0	0	50	ōο	
	/	/	0	/	31	51	x
	/	/	/	0	45	PO	
L	/	/	/	1	Ш	PI	

Note if a special register is designated, 2^0 and 2^7 bits of the instruction are don't care cases.

The initial setting of the W (Control) Register affects the operation as follows:

W Register Bit

Action On

2 ⁰ Carry 1	The setting of this position is used as a carry into 2^{0} position of the operation.
24 Carry 2	Set to one if carry, set to zero if no carry from next most significant bit of operation (2 ⁶ for byte and 2 ¹⁴ for word operations).

2¹ NZD If result of operation is zero, this bit is set to zero, if non-zero, it is set to one.

W Register Bit

Action On

 2^6 Bit Operation Test

Set to zero if most significant bit of result is zero, set to one if not zero (2^7 for byte and 2^{15} for word operations).

NOTE: 1. When a Special Register is indicated for an R field, the S field is ignored and the operation is byte only.

2. If S = 1, 2^0 of the R2 and 2^7 of the R1 fields are ignored and the full data words are used for this instruction.

SBRC Subtract With Carry
(Register Perform - Subtract With Carry)

F Function Code	R1	SF	S	R2
10111	4 Bits	2 Bits	1 Bit	4 Bits
215 211	2 ¹⁰ 2 ⁷	26 25	2 ⁴	23 20

Bit Position

Instruction Time - Byte Operation 1.8 us
Word Operation 2.7 us

SBRC performs a binary subtract between two operands from registers only, adding an initial carry setting, and stores the result at one of the registers. The contents of the Rl register is the minuend. The content of the R2 register is the subtrahend. The contents of carry 1 (20 of the W Register) provides the initial carry. The result is stored at the Rl or R2 register depending upon the setting of the SF (Sub-Function) field. The SF field also indicates whether or not register addresses are to be interpreted as standard or special registers. This is indicated as follows:

SF Se	Setting <u>Action</u>		
26	25		
0	0	$R1 - R2 + W0 \rightarrow R1$	
0	1	$S - R2 + W0 \rightarrow R2$	
1	0	$S - R2 + W0 \rightarrow S$	

where S is only one of the following special registers that are valid for this instruction:

The S field indicates a byte (S = 0) or word (S = 1) operation.

When an R field designates a standard register, it is conditioned by the Program State (X) Register bit 2^1 as follows:

ivo	TROL REGISTER (W) CLERY I-INDICATES CARRY FROMIZIORE OF ARITHMETIC OFFICATION
WI	NEO-THE ICATES ASTUMETIC OFERATION RESULT WAS NOT FERO
W2	INDICATOR FOR PROGRAM USE
W3	INDICATOR FOR FROGRAM USE
114	CHAY E-INDICATES CAFAY FROM (26 OR 21 CE 201THMETIC OFFRATION
115	INDICATOR FOR FROGRAM USE
W6	ETTOPTEST-INDICATES RESULT OF BITTOP EL OR SIGN OF ARITHMETIC OPERATION
WZ	FROGRAM INDICATOR-SETS PI LIGHT ON CONSOL

			R	FI	EL	05	5
RI	2	٥2	9 28	27	MAT RE XI		SPECIAL REGISTER
R2	23	2	ב'	2°	0	1	(RP)
	0	0	0	0	40	10	BINO
	0	0	0	1	41	I/	BINU
	0	0	/	0	50	50	BINI
	0	0	/	/	51	J1	DINI
	0	1	0	0	co	KO	PAUTA
	0	/	0	/	CI	KI	BOUT 2
	0	/	/	0	20	10	POUT
	0	1	/	/	01	21	BOUTI
	1	0	0	0	ΕO	110	040
į	1	0	0	/	ΕI	A11	DAD
	1	0	/	0	FO	NO	W
	1	0	/	/	FI	W	"
1	1	/	0	0	30	ōo	V
j.	1	/	0	/	3/	51	Х
	1	/	/	0	40	PO	
1	1	/	/	/	Щ	PI	

Note if a special register is designated, 2^0 and 2^7 bits of the instruction are don't care cases.

The initial setting of the W (Control) Register affects the operation as follows:

W Register Bit

Action On

2⁰ Carry 1

The setting of this position is used as a carry into 2^0 position of the operation.

The instruction modifies W Register Bits as follows:

2⁰ Carry 1

Set to one if carry, set to zero if no carry from most significant bit of operation (2^7 for byte and 2^{15} for word operations).

W Register Bit

Action On

24 Carry 2

Set to one if carry, set to zero if no carry from next most significant bit of operation (2^6 for byte and 2^{14} for word operation).

 2^1 NZD

If result of SBRC is zero, this bit remains unchanged from initial setting. If the result of SBRC is not zero, it is set to one.

2⁶ Bit Operation Test

Set to zero if most significant bit of result is zero and set to one if non-zero (2^7 for byte and 2^{15} for word operations).

NOTE: 1. Register to Register Subtract places result in minuend and Memory to Register Subtract places result in subtrahend.

- 2. When a Special Register is indicated for an R field, the S field of the instruction is ignored and the operation is byte only.
- 3. If S = 1, 2^0 of the R2 and 2^7 of the R1 fields are ignored and the full data words are used for this instruction.

F Function Code	R1	SF	S	R2
10100	4 Bits	2 Bits	1 Bit	4 Bits
<u> </u>	1 210 27	26 25	24	$\frac{7}{2}$ $\frac{3}{2}$

Bit Position

Instruction Time - Byte Operation 1.8 us
Word Operation 2.7 us

ANDR performs a logical "And" between two operands which are registers, and stores the result at one of the registers. The contents of the registers indicated by the R1 field and R2 field are the operands. The result is stored at the R1 or R2 register depending upon the setting of the SF (Sub-Function) field. The SF field also indicates whether a Standard or Special Register is to be interpreted by ANDR. This is indicated as follows:

SF Se	Setting						
26	25						
0	0						
0	1						
1	0						

A	ct	Ξi	on
-	_	_	

R1 anded R2 \rightarrow R1 S anded R2 \rightarrow R2 S anded R2 \rightarrow S

where S above is only of the special registers that are valid for this instruction:

BINO BIN1 DAD W X

The \underline{S} field of the instruction indicates a byte (S=0) or word (S=1) operation.

ANDR Continued

When an R field designates a standard register, it is conditioned by the Program State (X) Register 2^1 bit as follows:

ivo	CARRY I-INDICATES CARRY FROM (270RE CE ARITHMETIC OFFERATION
WI	NED-INCICATES ARTHUMETIC OFERATION RESULT WAS NOT ZERO
W2	INDICATOR FOR PROGRAM USE
W3	INDICATOR FOR FROGRAM USE
174	CARRY E-INDICATES CARRY FROM (26 OR 2) CF ARITHMETIC OPERATION
W5	INDICATOR FOR PROGRAM USE
W6	ET OP TEST-INDICATES RESULT OF BITOR BI OR SIGN OF DRITHMETIC OPERATION
W7	FROGRAM INDICATOR-SETS PI LIGHT ON CONSO

RI	2	ر. ک	7 X 2	2	1 X/	:G =	SPECIAL
RZ	Ż	3 .	2	20	o	1	REGISTER (RP)
	0	0	0	0	10	10	BINO
	0	0	0	/	11	11	BINU
RFIELDS	0	0	/	0	50	50	BINI
X FILLOS	0	0	/	/	81	J/	BINI
	0	/	0		co	KO	BOUT 2
	0	/	0	/	CI	KI	20072
	0	/	/	0	00	10	PAUL
	0	/	1	/	DI	21	BOUTI
	1	0	0	0	ΕO	110	040
	1	0	0	/	ΕI	M11	DAD
	/	0	/	0	FO	NO	W
	/	0	/	1	FI	W	//
	1	/	0	0	50	ōэ	٧
	/	/	0	/	GI	ō١	х
	/	/	/	0	40	PO	
	/	/	/	1	4/	PI	
_							

Note if a Special Register is designated, 20 and 27 bits of the instruction are don't care cases.

The initial setting of the W (Control) Register is not affected by this instruction. However, ANDR affects the NZD bit (2^1) of the W Register. If the result of the instruction is zero, set NZD to zero, otherwise set to one. Thus,

$$2^1$$
 (NZD) of W = 0 if result in R = 0 2^1 (NZD) of W = 1 if result in R \neq 0

NOTES: 1. When a Special Register is indicated for an R field, the S field is ignored and the operation is byte only.

2. If S=1, 2^0 of the R2 and 2^7 of the R1 fields are ignored and the full data words are used for this function.

SRST Standard Register Set Transfer RMXF
(Matrix to Matrix Transfer Across X1 Bit Boundary)

F Function Code		R1	SF	S		R2
01001		Bits	2 Bits	1 Bit	4	Bits
215	211 210	27	26 25	24	23	20

Bit Position

Instruction Time - 1.8 us

This instruction performs a transfer between two registers which can be of different Standard Register Sets. The R2 register is the source and the R1 register is the destination.

$$R1 \longrightarrow R2$$

The SF field is not standard for this instruction but has the following meaning for SRST.

			SF EFFEC	
26	, Z2	XI	(DEST)	(SOURCE)
0	0	0	AH	AH
0			AH	
/	0	0	$I \longrightarrow P$	AH
1	/	0	<i>I</i> —► <i>P</i>	I₽
0	0	/	<i>I</i> → <i>P</i>	<i>I</i> → <i>P</i>
0	/	1	<i>I</i> —► <i>P</i>	A
/	0	/	AH	IP
/	/	/	AH	AH

Note the Program State Register (X) Bit 2 also affects the SF field. This is interpreted as follows:

SRST Continued

SF Setting					
26	25				
0	0				
0	1				
1	0				
1	1				

Interpretation of

R1 R2 Current State ← Current State Current State ← Other State
Other State ← Current State
Other State ← Other State

When 2^1 of X Register = 0 Current State = Register Set 1 AOA1 through HOH1 Other State = Register Set 2 IOI1 through POP1

When 2^{1} of X Register = 1, the sets are reversed.

The S field of the instruction indicates a byte (S=0) or word (S=1) operation.

The R fields are specified as follows:

0.		o q	. 8	7	MAI RE	RIX
RI	2	2	5	2	χį	
Rã	2	32	2	z°	0	/
	0	0	0	0	<i>A</i> 0	10
	0	0	0	1	41	11
	0	0	/	0	50	30
	0	0	1	/	81	<i>51</i>
	0	1	0	0	co	KO
	0	/	0	7	CI	KI
	0	/	/	0	20	10
	0	1	/	1	01	11
	1	0	0	0	EO	110
	1	0	0	1	EI	111
	1	0	1	0	FO	NO
	1	0	1	1	FI	~/
	1	1	0	0	3 0	ēο
	1	1	0	/	31	51
	1	/	/	0	40	FS
	[1	1	/	41	PI
		-		_	-	1

Note that this instruction does not manipulate any of the special registers.

SRST Continued

The W (Control) Register does not affect nor is it affected by this instruction.

- NOTES: 1. If S=1, 2 of R2 and 2 of R1 fields are ignored and full words (16 bits) are transferred.
 - 2. If S=0, odd addresses transfer the low order byte and even the high order byte.

Transfer (Register to Register Transfer)

F Function C	ode	F	R1		SF	S	I	R2
01011		4	Bits	2	Bits	1 Bit	4 I	Bits
215	211	210	27	26	25	2 ⁴	23	20

Bit Positions

Instruction Time - Byte or Word Operation - 1.8 us

This instruction executes a transfer between two registers. The register indicated by the R2 field is the source and the register designated by the R1 field is the destination when SF=0. However, the Sub-Function field also designates standard or special registers. This is indicated as follows:

SF Setting					
26	25				
0	0				
0	1				
1	0				

Actio	<u>on</u>
R2 →	R1
$s \longrightarrow$	R2
S>	R1

Where S is one of the following special registers that are valid for this instruction:

The S field of the instruction indicates a byte (S=0) or word (S=1) operation.

TRR Continued

When an R field designates a standard register, it is conditioned by the Program State (X) Register 2^1 bit as follows:

ivo	TROL REGISTER (W) CHART-MOCHES CHRY GOMETORE CENTUMETIC SERVENTION
WI	RESULT WAS NOT FERD
W2	INDICATOR FUR FROGRAM USE
W3	INDICATOR FOR FROGRAM USE
174	CARRY E-INDICATES CARRY FROM (260R 2)
W5	INDICATOR FOR FROGRAM USE

			R	FI	EL	O S	
RI	1	~	_,8 ~_	à	MAT RE XI		SPECIAL REGISTER
R2	23	2	2	20	0	1	(RP)
	0	0	0	0	40	10	BINO
	0	0	0	/	11	11	21/00
	0	0	/	0	60	<i>J</i> O	BINI
	0	0	/	/	81	31	DIN /
	0	/	0	0	co	KO	BOUT 2
	0	/	0	/	CI	KI	20072
	0	1	/	0	20	10	BOUTI
	0	/	/	/	01	11	80011
	1	0	0	0	EO	110	0.40
	1	0	0	/	EI	111	DAD
	1	0	/	0	FO	NO	W
	1	0	1	/	FI	W	<i>N</i>
	1	/	0	0	30	ōο	~
	1	/	0	1	31	51	X
	1	/	/	0	HO	PO	
	_	/	/	/	41	PI	

Note if a special register is designated, 2^0 and 2^7 bits of the instruction are don't care cases.

The W (Control) Register is not affected nor does it affect this instruction.

- NOTE: 1. When a Special Register is indicated for an R field, the S field is ignored and the operation byte oriented.
 - 2. If S=1, 2^0 of R^2 and 2^7 of R^2 fields are ignored and full data words (16 bits) are used for this instruction.

XORR Exclusive Or

(Register Perform - Exclusive Or)

F Function Code	R1	SF	S		R2
11100	4 Bits	2 Bits	1 Bit		4 Bits
2 ¹⁵ 2 ¹¹	210 27	2 ⁶ 2 ⁵	24	23	20

Bit Positions

Instruction Time - Byte Operation 1.8 us Word Operation 2.7 us

This instruction performs a logical "exclusive or" between two register operands and stores the result in one of the registers. The contents of the R1 and R2 registers are the operands. The result is stored at the R1 or R2 register depending upon the SF setting. The Sub-Function (SF) field also indicates whether special registers are used. This is specified as follows:

SF Se	etting
26	25
0	0
0	1
1	0

A	c	t	i	on
_	_	_	_	

R1 Xor R2 \rightarrow R1 S Xor R2 \rightarrow R2 S Xor R2 \rightarrow S

Where S is one of the following valid special registers for this instruction:

The S field of the instruction indicates a byte (S=0) or word (S=1) operation.

When an R field designates a standard register, it is conditioned by the Program State (X) register bit 2^{1} as follows:

ivo	TROL REGISTER (W) CLARY I MELCATES CARRY GROMICTORS OF ARMHMETIC SECRATION
WI	RESULT WAS NOT FERD
W2	INDICATOR FOR PROGRAM USE
W3	INDICATOR FOR FROGRAM USE
174	CARRY E-INDICATES CHAY FROM (260R 2)
W5	INDICATOR FOR FROGRAM USE
116	ETYOPTEST-INDICATES RESULT OF BITOL BE OR SIGN OF DRITHMETIC OFERATION
W7	FROGRAM INDICATOR-SETS PI LIGHT ON CONSO

R FIELDS										
RI	10 9 8 7 2 2 2 2				RIX EG =	SPECIAL REGISTER				
RZ	12	3 2	2 2	ر ک	0	1	(RP)			
	0	0	0	0	10	10	BINO			
	0	0	0	/	41	11	BIND			
	0	0	1	0	50	30	BTILL			
	0	0	/	/	51	J1	BINI			
	0	/	0	0	co	KO	POUTO			
	0	/	0	/	CI	KI	BOUT 2			
	0	/	/	0	20	10	5000			
	0	1	/	/	DI	11	BOUTI			
	1	0	0	0	ΕO	110				
	1	0	0	1	ΕI	111	DAD			
	/	0	1	0	FO	NO				
	1	0	1	1	FI	W	W			
	1	/	0	0	<i>50</i>	ōο				
	1	/	0	/	31	ōı	X			
	/	1	/	0	но	PO				
^	/	/	1	/	μI	PI				

Note if a special register is designated, 2^1 and 2^7 bits of the instruction are don't care cases.

The initial setting of the Control (W) Register does not affect this instruction. However, Exclusive Or modifies the NZD (2^1) bit of the W Register. NZD is set to zero if the result is zero and to ones if the result is not zero. Thus,

NZD (21) of W Register = 0 if Result = 0 NZD (21) of W Register = 1 if Result
$$\neq$$
 0

NOTE: 1. When a Special Register is indicated for an R field, the S field is ignored and the operation is byte oriented.

2. If S=1, 20 of R2 and 27 of R1 fields are ignored and full data words (16 bits) are used for this instruction.

RPOR

F		<u></u>		
Function Code	R1	SF	S	R2
11110	4 Bits	2 Bits	1 Bit	4 Bits
2 ¹⁵ 2 ¹¹	2 ¹⁰ 2 ⁷	26 2 ⁵	24	23 20

Bit Positions

Instruction Time - Byte Operation 1.8 us Word Operation 2.7 us

This instruction performs a logic "or" between two operands from registers and stores the result in one of the registers. The contents of the Rl and R2 registers are the operands and the result is stored at Rl or R2 depending upon the SF setting. The SF (Sub-Function) field also indicates whether the register addresses are interpreted as standard or special register. This is specified as follows:

,	SF Se	etting	·	Action
	26	25		ACCION
	0	0	D1	
	0	1		$r R2 \rightarrow R$
1	1	0		$R2 \rightarrow R$
-			S of	$: R2 \longrightarrow S$

Where S is only one of the following valid special registers for this instruction:

R1 R2 S

The S field indicates a byte (S=0) or word (S=1) operation.

When an R field designates a standard register, it is conditioned by the Program State (X) Register bit 2^{1} as follows:

CON	TROL REGISTER (W)
NO	CARRY I-MORCATES CARRY FROM (270R2)
WI	NED-INCICATES ARTHMETIC OFERATION
W2	INDICATOR FOR PROGRAM USE
W3	INDICATOR FOR FROGRAM USE
17.5	CE SETTIMETIC SEERATION
115	INDICATOR FOR PROGRAM USE
W6	ETTOP TEST-INDICATES RESULT OF BITTOP ELOR SIGN OF BRITHMETIC OFERATION
WZ	FROGRAM INDICATOR-SETS PI LIGHT ON CONSOL

	R FIELDS										
RI	2	. 2	9 8 2	7~	MAT RE XI		SPECIAL REGISTER				
RZ	2	32	2'	20	0	1	(RP)				
	0	0	0	0	10	10	BINO				
	0	0	0	/	41	IJ	<i>B1</i> // <i>C</i>				
	0	0	/	0	50	<i>3</i> 0	BINI				
	0	0	/	/	81	IJ	DINI				
	0	1	0	0	co	KO	BOUT 2				
	0	/	0	7	CI	KI	80012				
	0	/	/	0	00	10	POUT				
	0	1	/	/	01	41	BOUTI				
	1	0	0	0	EO	110	0.40				
	1	0	0	1	EI	A11	DAD				
	1	0	/	0	FO	NO	W				
	1	0	1	1	FI	NI	IV				
	1	′.	0	0	50	ōο	_				
	1	/	0	1	G/	ōı	Х				
	1	/	1	0	40	PO					
	1	1	1	1	IJ1	PI					

Note if a special register is designated, 2^0 and 2^7 bits of the instruction are don't care cases.

The initial setting of the Control (W) Register does not affect this instruction. However ORR modifies the NZD (2^1) bit of the W Register. NAD is set to zero if result is zero and set to one if it is not. Thus,

NZD
$$(2^1)$$
 of W Register = 0 if Result = 0
NZD (2^1) of W Register = 1 if Result \neq 0

- NOTE: 1. When a Special Register is indicated for an R field, the S field is ignored and the operation is byte only.
 - 2. If S=1, 2^0 of the R2 and 2^7 of the R1 fields are ignored and the full data words are used for this instruction.

	F	1	1		,
Func	ction Code	T	В		<u>+</u>
(00100	4 Bits	6 Bits		1 Bit
215	211	210	2 ⁷ 2 ⁶	21	20

Bit Position

Instruction Time - Branch 1.8 us No Branch 1.8 us

This instruction performs a specified test. If the test is true, a branch is taken; if not true, the next instruction in sequence is taken.

The Test (T) field designates the following tests:

TFIELD

1011	W0 = 1 W1 = 1 W2 = 1 W3 = 1 W4 = 1 W5 = 1 W7 = 1 W0 = 0 W1 = 0 6. R. SWITCH W0 # W4 INTERRUPT	TEST BREAKPOINT SWITCH TEST CLASS I - BRANCH IF TRUE
1100		

TAB Continued

Note that test patterns $\underline{1110}$ and $\underline{1111}$ are not utilized and a nobranch (next instruction in sequence) will be executed.

CON	TROL REGISTER (W)
WO	CARRY I-INDICATES CARRY FROM(270R2)
WI	NED-INCICATES ARTHMETIC OF ERATIO
W2	INDICATOR FOR PROGRAM USE
W3	INDICATOR FOR FROGRAM USE
174	CARRY 2-INDICATES CAPRY FROM (260R 21
W5	INDICATOR FOR PROGRAM USE
W6	ETTOPTEST-INDICATES RESULT OF BITOP BI OR SIGN OF ARITHMETIC OPERATION
W7	PROGRAM INDICATOR-SETS PI LIGHT ON CONSOL

The Branch Field indicates an increment or decrement of 0 to 63 words from the address of the next instruction in sequence.

	<u>B</u>	ranc	ch]	Fie	ld Bi	<u>ts</u>	Action
if		2 ⁰) =) =	0			increment decrement
		<u>a</u> 1	<u>nd</u>				No. of Words
26	25	24	23	22	2^{1}		
0	0	0	0	0	0		0
0	0	0	0	0	1		1
0	0	0	0	1	0		2
0	0	0	0	1	1		3
						thru	
1	1	1	1	1	0		62
1	1	1	1	1	1		63

TAB Continued

Since the increment or decrement is made to BIC (Basic Instruction Counter) when positioned at the next instruction in sequence, a zero quantity will take the next instruction in sequence.

The X (Program State) Register Bit 2^0 (Basic Instruction Indicator) determines which BIC will be affected.

when

X2 = 0 BIC HOH1 is affected X2 = 1 BIC POP1 is affected

The W (Control) Register has no affect other than the specific tests as indicated and is not affected by this instruction.

NOTE: The increment/decrement is by words and not bytes.

F Function Code	2	SHI	FT	Not	Use	d	S		R
00111		4 B	₹s	Х	х	х	1 Bit	4 B	its
2 ¹⁵	2 ¹¹	2 ¹⁰	28	27	26	25	24	23	20

Bit Position

Instruction Time - Byte or Word Operation 1.8 us (Shift one Bit only)

This instruction shifts left or right the contents of a byte or word size standard register by one bit. The instruction may indicate a previous stored carry in or stored carry out.

The R field designates the standard register whose contents are to be shifted. The S field determines byte (S=0) or word (S=1) operations. The R field is also conditioned by the Program State (X) Register Bit X^1 as follows:

	R FIELD								
Γ	7				TRIX EG =				
2	3 2	کہ	2	0	1				
0	0	0	0	10	10				
0	0	0	1	11	11				
0	0	/	0	50	JO				
0	0	/	1	EI	31				
0	1	0	0	co	KO				
0	/	0	7	CI	KI				
0	1	/	0	00	20				
0	1	/	1	01	11				
1	0	0	0	EO	110				
1	0	0	1	ΕI	A11				
/	0	1	0	FO	NO				
1	0	1	1	EI	NI				
1	<u>/</u> .	0	0	5 0	ōο				
1	/	0	/	3/	51				
1	1	1	0	49	PO				
/	1	1	7	Li1	21				

PROGRAM STATE REGISTER (X)							
20-0	SELECTS BI COUNTER (H) ANDMA						
20=1	SELECTS BI COUNTER (F) SET						
2'=0	REGISTER SET I (A-H)						
2'=1	RESISTER SET 2(1-P)						
22=0	AUTOMATIC INTERRUPT PERMITTED						
22=1	MOTOMATIC PHIEREUPT INHIBITED						

SFT Continued

The Shift Field defines the shift functions as follows:

SHIFT FIELD						<u>Action</u>	Result
2 ¹⁰	29	28	27	26	25		
0	0				X	Shift left, zero carry-in, shift out lost	1
0	0	1	Х	X	Х	Shift left, zero carry-in, shift out into	
						2^{0} of W	2
0	1	0	X	Х	X	Shift left, 2 ⁰ of W carry-in, shift out	
					-	is lost	3
0	1	1	X	X	X	Shift left, 20 of W carry-in, shift out	
						into 20 of W	4
1	0	0	X	X	X	Shift right, zero carry-in, shift out is lost	5
1	0	1	X	X	X	Shift right, zero carry-in, shift out into	
				i		2^{0} of W	6
1	1	0	X	X	X	Shift right, 2^0 of W carry-in, shift out is	
		,				lost	7
1	1	1	X	X	X	Shift right, 20 of W carry-in, shift out	
						into 20 of W	8

"X" means don't care cases. However note that the numbers:

Numbers	Result
0-7	1
8-15	2
16-23	3
24-31	4
32-39	5
40-47	6
48-55	7
56-63	8

if put into the full shift field (2^5-2^{10}) yield the same 8 results.

SFT Continued

The W (Control Register) Register affects the operation as follows:

W Register Bit

Action

2⁰ Carry 1

as described in the Shift Field

and the W Register is modified by this instruction as follows:

2⁰ Carry 1

- 1. When Shift bit $2^8 = 0$, then carry 1 is not modified from initial setting.
- 2. When Shift bit $2^8 = 1$, then carry 1 is set to one when:
 Shift Left, byte shift, carry from 27
 Shift Left, word shift, carry from 215
 Shift Right, byte or word, carry from 20
- 3. When there is no carry in the above cases, carry 1 is set to zero.

2⁴ Carry 2

- 1. When Shift bit $2^8 = 0$, then carry 2 is not modified from initial setting.
- 2. When Shift bit 28 = 1, then carry 2 is set to one when:
 Shift left, byte shift, carry from 26
 Shift left, word shift, carry from 214
 Shift right, byte or word, carry from 21
- 3. When there is no carry in the above cases, carry 2 is set to zero.

NOTE: When S=1, the 2⁰ bit of the R field is ignored and a full 16 bits are manipulated.

F Function Code	Т	В		<u>+</u>
01100	4 Bits	6 Bits		1 Bit
2 ¹⁵	2 ¹¹ 2 ¹⁰ 2 ⁷	26	21	20

Bit Position

Instruction Time - Branch

1.8 us

No Branch

1.8 us

IOB performs a specified test which is associated with I/O operations. If the test is true, a branch is taken; if not true, the next instruction in sequence is taken.

The test (T) field designates the following tests:

TFIELD

20 29 29 29 29 20 10 1 BR 0 0 0 0 0 0 BIMO = 1 0 0 0 1 0 BIMO = 1 0 0 1 0 BIMO = 1 0 0 1 1 BIMO = 1 0 1 0 0 BIMO = 1 0 1 0 1 BIMO = 1 0 1 1 1 BIMO = 1 1 0 0 0 AMY BIME = 1 1 0 0 0 HSB = 1 1 0 1 0 1 1 0 1 1 1 0 0 1 1 1 0 1		
0 0 0 1 BINI=1 0 0 1 0 BIN2=1 0 0 1 0 BIN3=1 0 1 0 0 BIN4=1 0 1 0 1 BIN5=1 0 1 1 0 BIN6=1 1 0 0 0 ANY BIN=1 1 0 0 0 HSB=1 1 0 1 0 1 0 1 1 1 0 0 0 1 1 1 0 1	70 765 S	IOTBR
0 0 1 0	0000	BINO . 1
0 0 1 1 BIN3 = 1 0 1 0 0 BIN4 = 1 0 1 0 1 BIN5 = 1 0 1 1 BIN7 = 1 1 0 0 0 ANY BINE 1 1 0 1 0 1 0 1 1 1 0 0 0 1 1 1 0 0 1 1 1 0 0	0001	BINI=1
0 0 0 BIN4 = 0 0 BIN5 = 0 1 0 BIN6 = 0 1 1 BIN7 = 0 0 0 ANY BIN = 0 0 0 HSB = 0 0 0 1 0 0 0 1 0 0 1 0 0	0010.	BIN2=1
0 0 BIN5 = 0 1 0 BIN6 = 0 1 0 BIN7 = 1 0 0 0 ANY BIN = 1 0 0 0 HSB = 1 0 1 0 1 0 1 1 1 0 0 1 1 1 0 1	0011	BIN3 = 1
0 0 BING= 0 1 BINT= 0 0 0 ANY BIN= 0 0 HSB= 0 0 0 1 0 0 1 0 0 1 0 0	0100	BIN4 = 1
0 BIN7= 0 0 0 ANY BIN= 0 0 HSB= 0 0 0 1 0 0 1 0 1 0	0101	BIN5 = 1
1 0 0 0 ANY BIN=1 1 0 0 1 HSB=1 1 0 1 0 1 0 1 1 1 1 0 0	0110	BING=1
1001 HSB = 1 1010 1011 1100 1101	0111	BINT=1
1010	1000	ANY BIN= 1
1011	1001	HSB =1
1100	1010	
1101	1011	
1110	1100	
	1101	
////	1110	
	1111	

IOB Continued

Note that $\underline{1010}$ (10) through 1111 (IS) are not utilized and a nobranch (next instruction in sequence) will be executed.

20=0	SELECTS BI COUNTER (H) ANDA
20=1	SELECTS BI COUNTER (F) SET
21=0	RESISTER SET I (A-H)
2'=1	
22=0	AUTOMATIC INTERCUET FERMITTED
22=1	AUTOMATIC MITERRUPT INHIBITED

The Branch Field indicates an increment or decrement of 0 to 63 words from the address of the $\underline{\text{next}}$ instruction in sequence.

	Br	anc	h F	<u>iel</u>	d B	<u>its</u>		Action
if		2 ⁰ 2 ⁰	=	0 1				increment decrement
	26	25	an 2 ⁴	_	22	21	·	No. of Words
	0	0	0	0	0	0		0
	0	0	0	0	0	1		ĺ
	0	0	0	0	1.	0		2
	0	0	0	0	1	1		3
							thru	
	1	1	1	1	1	0		62
	1	1	1	1	1	1		63

IOB Continued

Since the increment or decrement is made to BIC (Basic Instruction Counter) when positioned at the next instruction in sequence, a zero quantity will take the next instruction in sequence.


The X (Program State) Register Bit 2^0 (Basic Instruction Indicator) determines which BIC will be affected.

When

 $X2^0 = 0$ BIC HOH1 is affected $X2^0 = 1$ BIC POP1 is affected

The W (Control) Register has no effect other than the specific tests described above and is not modified by this instruction.

NOTE: The increment/decrement is by words and not by bytes.



Instruction Time - Constant to Bout 2.7 us Other Registers 1.8 us

This instruction transfers the literal field C to one of the Special Registers. Depending on the nature of the Special Register, the instruction performs a variety of operations.

The R field specifies only the following Special Registers as follows:

$\begin{array}{c} R \text{ Fi} \\ 2^{10} 2^9 \end{array}$.e1d	Special Register	_ Affect
0 1 0 1 1 0 1 0 1 1	1 0 0 1 0	Bout 1 Bout 2 DAD Control (W) State (X)	I/O output, Strobe 1 I/O output, Strobe 2 Loads I/O Device Address Affects Register Settings Affects State of System

Other combinations are not valid addresses for this instruction. If these are used, they will be specified at a later date.

The initial setting of the X and W registers do not affect this instruction. However, both can be changed by this instruction if they are designated in the R field or described above.

The C field can have the values:

C - a character constant

NN - a hexadecimal constant

0-255 - an absolute value or an absolute symbol representing 0-255.

Funct	F ion Code	R	В		<u>+</u>
0	1110	4 Bits	6 Bits		1 Bit
215	211	210 27	26	21	20

Bit Position

Instruction Time - Branch

2.7 us

No Branch

1.8 us

This instruction decrements by one, the contents of one of the Byte Standard Registers and branches if the result is non-zero. If result is zero, the next instruction in sequence is taken.

The R field designates a Byte Size Standard Register and is conditioned by the 2 bit of the X (Program State Register) Register also. Both are indicated below:

R FIELD											
	/o s	MATRIX REG XI =									
2	2	<u>2</u>	2	0	/						
0	0	0	0	40	10						
0	0	0	1	41	11						
0	0	/	0	50	30						
0	0	/	/	81	31						
0	1	0	0	co	KO						
0	/	0	1	CI	47						
0	/	/	0	00	10						
0	1	/	/	DI	11						
1	0	0	0	ΕO	110						
1	0	0	/	EI	A11						
1	0	1	0	FO	NO						
1	0	1	1	FI	W						
1	1	0	0	30	ōο						
7	/	0	1	G/	ōι						
1	/	1	0	NO	PO						
1	/	/	1	μI	PI						

FROGRAM STATE REGISTER (X)						
20-0	SELECTS BE COUNTER (H)) AND MA					
20=1	SELECTS BI COUNTER (F) REGISTER					
2'=0	RESISTER SET I (A-H)					
2'=1	REGISTER SET 2 (I-P)					
22=0	AUTOMATIC MITERRUST FERMITTED					
28=1	AUTOMATIC MIERRUPT INHIBITED					

DAB Continued

The <u>Branch Field</u> (B) indicates an increment or decrement of 0 to 63 words from the address of the next instruction in sequence.

<u>B</u> 1	rano	ch 1	Fie	ld 1	<u>Action</u>			
	if	20 20	= (= ;					crement crement
	3	an d					No.	of Words
26	25	24	23	22	21			
0	0	0	0	0	0			0
0	0	0	0	0	1			1
0	0	0	0	1	0		•	2
0	0	0	0	1	1			3
						thru		
1	1	1	1	1	0			62
1	1	1	1	1	1			63

Since the increment or decrement is made to BIC (Basic Instruction Counter) when positioned at the next instruction in sequence, a zero quantity will take the next instruction in sequence.

The X (Program State) Register Bit 2^0 (Basic Instruction Indicator) determines which BIC will be affected.

When

X2 = 0 BIC HOH1 is affected X2 = 1 BIC POP1 is affected

The W (Control) Register is not affected nor does it affect this instruction.

NOTE: The amount of increment/decrement is by words and not bytes to the BIC. However, the Byte Standard Register indicated in the R field is decrement by binary "1".

IDR Increment/Decrement
(Increment/Decrement)

INCR

F Function Co	de	R				I		+			
00110		4 Bits		Х	6	Bits		1 Bit			
215	211	2 ¹⁰	28	27	26		21	20			
	Bit Positions										

Instruction Time -

1.8 us

IDR permits a limited unconditional increment or decrement to one of the <u>word</u> size Standard Registers. When the BIC (Basic Instruction Counter) is selected, this instruction serves as an <u>Unconditional Transfer</u>.

The R Field designates a <u>word</u> size Standard Register and is also conditioned by the 2^1 Bit of the X (Program State) Register. These are indicated below.

R Field	$X2^{1}=0$	$X2^{1}=1$
2 ¹⁰ 2 ⁹ 2 ⁸ 2 ⁷	Word Register	
0 0 0 X	A0A1	IOI1
0 0 1 X	B0B1	J0J1
0 1 0 X	C0C1	K0K1
0 1 1 X	DOD1	LOL1
1 0 0 X	EOE1	MOM1
1 0 1 X	FOF1	NON1
1 1 0 X	G0G1	0001
1 1 1 X	нон1	POP1

[&]quot;X" represents don't care cases.

IDR Continued

The Increment/Decrement (I) Field indicates an increment or decrement of 0 to 63 words from the contents of the register specified by the R field (amount of 0 to 126 bytes in steps of two). If the contents of the register represents a memory address, then the increment/decrement field can be thought of having a range of 0 to 63 addresses or instructions. The I field is interpreted as follows:

<u>I Field Bit</u>						<u>-</u>			<u>Action</u>			
		i) =						increment decrement		
	26	25	and 24	1 23	22	21			Bytes	No. of	Words	
	0	0	0	0	0	0			0		0	
	0	0	0	0	0	1			2		1	
	0	0	0	0	1	0			4		2	
	0	0	0	0	1	1			6		3	
								thru				
	1	1	1	1	1	0			124		62	
	1	1	1	1	1	1			126		63	

(The I field represents a positive binary quantity).

If R refers to a BIC (Basic Instruction Counters = HOH1 or POP1) then:

- 1. The Basic Instruction Indicator (2^0 position of the X Register) and Register Set Indicator (2^1 Position of the X Register) should be set as "00" or "11".
- 2. The I field is applied to the BIC counter as indicated by the X Register. Thus, I indicates the number of words (0 to 63) to branch. The I field is applied the BIC which is positioned at the next instruction in sequence. Therefore, a zero quantity in the I field will take the next instruction in sequence.

The W Register (Control) does not affect nor is it affected by this instruction.

CSTR Constant to Standard Register (Constant to Matrix Register)

F Function Code	R	С
01101	3 Bits	8 Bits
215 21.	1 ₂ 10 ₂ 8	27 20

Bit Positions

Instruction Time

1.8 us

CSTR transfers a constant as given in C to a byte sized standard register.

The R field designates a limited set of byte size standard registers and is conditioned by the setting of the Register Set Indicator (2 of the X Register) as shown below:

R Field		1d	$x2^{1} = 0$	$x2^1 = 1$
210 29 28		28	Register	Register
0	0	0	AO	10
0	0	1	A 1	I 1
0	1	0	во	J0
0	1	1	В1	J1
1	0	0	CO	K0
1	0	1	C 1	К1
1	1	0	DO	$\Gamma0$
$\lfloor 1$	1	1	D1	L1

Note Registers E-H and M-P cannot be addressed by this instruction.

The C Field provides a literal quantity that is transferred to the designated register. The numerical value can be 0-255 or an absolute symbol with a value of 0-255.

The W Register is not affected nor does it affect this instruction.

BIT Bit Operation (Bit Operation)

F Function Code	Z		SF		R			
00101	3 Bits	X	4 Bits	Х				
2 ¹⁵ 2 ¹¹	2 ¹⁰ 2 ⁸	27	2 ⁶ 2 ⁵	24	23	20		
Bit Position								

Instruction Time

1.8 us

BIT provides the ability to set, reset, or test an individual bit within a byte size standard register.

The R field designates a byte size Standard Register and is conditioned by the 2^1 bit of the X (Program State) Register as follows:

R FIELD						
			۵.	MAI RE XI	KIX G =	
7	් ව <u>ූ</u>	4	2	o	1	
0	0	0	0	10	10	
0	0	0	/	41	11	
0	0	/	0	50	30	
0	0	/	1	81	J/	
0	1	0	0	co	KO	
0	/	0	/	CI	KI	
0	/	/	0	20	10	
0	1	1	1	01	21	
1	0	0	0	EO	110	
1	0	0	1	EI	A11	
1	0	/	0	FO	NO	
1	0	/	1	FI	W	
1	1	0	0	3 0	ōο	
/	/	0	/	G/	ōı	
1	1	/	0	но	PO	
1	1	7	7	HI.	PI	

CON	TROL REGISTER (W)
WO	CIRRY I-MOICHTES CARRY FROM (270R 215) CE ARTHMETTO OFFICATION
WI	RESULT WAS NOT FERO
WZ	INDICATOR FOR PROGRAM USE
W3	INDICATOR FOR FROGRAM USE
IV4	CARRY 2-INDICATES CARRY FROM (26 OR 214) OF ARITHMETIC OPERATION
W5	INDICATOR FOR FROGRAM USE
W6	ETT OP TEST-INDICATES RESULT OF BITOP BI OR SIGN OF ARITHMETIC OPERATION
W7	PROGRAM INDICATOR-SETS PI LIGHT ON CONSOL

FROGRAM STATE REGISTER (X)							
20=0	SELECTS BI COUNTER (H) ANDMA						
20=1	SELECTS BI COUNTER (F) SET						
21=0	REGISTER SET I (A-H)						
2'=1	REGISTER SET 2(I-P)						
22=0	AUTOMATIC TUTTER SET TERMITTED						
22=1	AUTOMATIC INTERRUPT INHIBITED						

BIT Continued

The Z Field specifies the bit in the Standard Register as given by the R field to be operated on. It is specified as follows:

Z Field			Bit Position of Byte
210 29 28			Register
0	0	0.	2^{0}
0	0	1	$2\frac{1}{2}$
0	1	0	$2\frac{2}{2}$
0	1	1	2^3
1	0	0	24
1	0	1	25
1	1	0	26
1	1	_1_	21

The SF Field designates the specific operation on the bit as follows:

SF				<u>Operation</u>
27	26	25	24	· · · · · · · · · · · · · · · · · · ·
X	0	0	Х	No Operation
X	0	1	X	Test Bit
X	1	0	Х	Reset Bit (to 0)
X	1	1	X	Set Bit (to 1)

"X" specifies don't care fields.

The Test Bit Operation is as follows:

- 1. If tested bit = zero, set 2⁶ (test bit indicator)
 Bit of W Register to zero.
- 2. If tested bit = one, set 2^6 (test bit indicator) Bit of W Register to one.

The initial setting of the W Register (Control) does not affect this instruction. However, BIT may modify the Test Bit (2^6 of W Register) as described above.

	F					\neg
L	Function	Code	·		(Display)	
	00011				(4 Bits)	
2	L5	2^{11}	2 ¹⁰	24	2^3	<u>,</u> 0

Bit Positions

Instruction Time

1.8 us

This instruction halts the system. It is the programmer's responsibility to check for I/0 completions before issuing this instruction. The low order 4 bits (2^3-2^0) are displayed on the operators panel for communication purposes. If the start button is depressed after a halt instruction, the machine will start with the next instruction in sequence.

The X and W Registers do not affect nor are they modified by this instruction.

NOTE: The S bits of the function code provide 32 combinations of which 29 are utilized including Halt. The other three are also Halts except they will light the operator's Panel Error Indicator. This can be reset by any of the following switches: RDM, WRM, Step Halt, Start, and General Reset. The illegal Halt Function Codes are:

00000 00001 00010