



OMTI 5000
AT COMPASS
INTERFACE CHIP
REFERENCE MANUAL
MAY 1987

Scientific Micro Systems, Inc.

OMTI 500
AT COMPLETE
INTERFERENCE CHIP
REFERENCE MANUAL
MAY 1987

PRELIMINARY

OMTI 5098 AT COMPATIBLE INTERFACE CHIP

REFERENCE MANUAL

(PART #20516)

REV.	REVISION HISTORY	PRINT DATE
	Original Issue	May 19, 1987

Copyright 1987 by Scientific Micro Systems, Inc.

The information in this publication is subject to change without notice.

Scientific Micro Systems, Inc. assumes no responsibility for the use of any circuitry other than circuitry embodied in a Scientific Micro Systems, Inc. product. No other circuit patent licenses are implied.

TABLE OF CONTENTS

Page Number:

SECTION 1. INTRODUCTION	1-1
1.1 General Description	1-1
1.2 OMTI 5098 "AT" Compatible Interface Chip	1-1
1.3 Functional Overview	1-2
1.3.1 Host Interface and Decode	1-3
1.3.2 Host Data Bus	1-3
1.3.3 Winchester Interface Logic	1-3
1.3.4 Floppy Interface Logic	1-3
1.3.5 Memory Data Interface	1-3
1.3.6 Microcomputer Interface and Decode	1-3
1.4 Controller Block Diagram	1-4
 SECTION 2. INTERFACING	 2-1
2.1 Pin Descriptions	2-1
2.2 Pin Assignment	2-6
 SECTION 3. INTERFACE REGISTER	 3-1
3.1 Host Interface Registers	3-1
3.2 Host Register Assignment	3-1
3.3 Host Read Register Description	3-1
3.3.1 Data Register 1F0 (170)	3-1
3.3.2 Error Register 1F1 (171)	3-1
3.3.3 Sector Count Register 1F2 (172)	3-3
3.3.4 Sector Number Register 1F3 (173)	3-3
3.3.5 Cylinder Register (LSB) 1F4 (174)	3-3
3.3.6 Cylinder Register (MSB) 1F5 (175)	3-3
3.3.7 Size/Head/Drive Register 1F6 (176)	3-3
3.3.8 Status Register 1F7 (177)	3-4
3.3.9 FDC 765 Main Status Register (OPTIONAL)	3-5
3.3.10 FDC 765 Data Register (OPTIONAL)	3-5
3.3.11 Secondary Status Register 3F6 (376)	3-5
3.3.12 Head/Select Status Register 3F7 (377)	3-6
3.4 Host Write Register Description	3-6
3.4.1 Write Precomp/RWC Register 1F1 (171)	3-6
3.4.2 Sector Count Register 1F2 (172)	3-6
3.4.3 Sector Number Register 1F3 (173)	3-7
3.4.4 Cylinder Register (LSB) 1F4 (174)	3-7
3.4.5 Cylinder Register (MSB) 1F5 (175)	3-7
3.4.6 Size/Head/Drive Register 1F6 (176)	3-7
3.4.7 Command Register 1F7 (177)	3-8
3.4.8 Floppy Select/Control Register (OPTIONAL)	3-8
3.4.9 FDC 765 Data Register (OPTIONAL)	3-8

3.5	Controller Read/Write Registers	3-8
3.6	Microcomputer Register Assignment	3-8
3.7	Microcomputer Read Register Description	3-8
3.7.1	Write Precomp Register 20F1	3-8
3.7.2	Sector Count Register 20F2	3-9
3.7.3	Sector Number Register 20F3	3-9
3.7.4	Cylinder Register (LSB) 20F4	3-9
3.7.5	Cylinder Register (MSB) 20F5	3-9
3.7.6	Size/Head/Drive Register 20F6	3-9
3.7.7	Command Register 20F7	3-10
3.8	Microcomputer Write Register Description	3-10
3.8.1	Head Select Register 20F0	3-10
3.8.3	Sector Count Register 20F2	3-10
3.8.4	Sector Number Register 20F3	3-10
3.8.5	Cylinder Register (LSB) 20F4	3-10
3.8.6	Cylinder Register (MSB) 20F5	3-10
3.8.7	Size/Head/Drive Register 20F6	3-10
3.8.9	Command Register 20F7	3-10
3.8.10	External Control Register 20F8	3-11
3.8.9	Drive Control Register 20F9	3-11
SECTION 4. D. C. CHARACTERISTICS		4-1
4.1	Absolute Maximum Ratings	4-1
4.2	Standard Test Conditions	4-1
4.3	D.C. Characteristics	4-1

LIST OF ILLUSTRATIONS

Page Number:

Figure 1.	Internal Block Diagram	1-1
Figure 2.	Controller Block Diagram	1-4
Figure 3.	Pin Assignment	2-6

LIST OF TABLES

Page Number:

Table 1.	Host Register Assignment	3-1
Table 2.	Microcomputer Register Assignment	3-8

LIST OF APPENDIX

Page Number:

Appendix A	AT Compatable Logic Diagram.	A-1
------------	-----------------------------------	-----

SECTION 1

INTRODUCTION

1.1 GENERAL DESCRIPTION

The OMTI 5098 "AT" Compatible Interface chip provides all the function required for a winchester controller to interface to an AT compatible system when used with the OMTI 5055 Kombo Controller Chip. This chip provides a compatible 8 bit register set for all command, control and status along with a 16 bit data path to and from the host to the Winchester controller. The OMTI 5098 chip also includes the floppy decode logic required for a combination Winchester and floppy controller.

1.2 OMTI 5098 "AT" COMPATIBLE INTERFACE CHIP

- * Direct Interface to "AT" Compatible systems
- * No external logic required with OMTI 5055
- * Support for external floppy controller
- * High current drivers for host interface
- * Schmidt trigger inputs form host interface
- * Configurable primary or secondary address
- * 3 micron SLM CMOS Standard Cell Technology
- * 84-Pin PLCC Package or 80-Pin PFP package

1.3 FUNCTIONAL OVERVIEW

Figure 1 illustrates the internal block diagram of the OMTI 5098 "AT" Compatible Interface Chip. Each logic block is discussed in the following sections.




Figure 1. Internal Block Diagram

1.3.1 Host Interface and Decode

This block contains all the logic to interface an AT compatible computer to a winchester controller. This includes all the I/O address decode logic along with all the host read write registers.

1.3.2 Host Data Bus

This blocks contains the 16 bit bi-directional registers used to interface the Host to the microcomputer on the controllers microcomputer and also the memory data bus.

1.3.3 Winchester Interface Logic

This section controls the select logic for the external winchester, along with directing the disk drive status to the host computer.

1.3.4 Floppy Interface Logic

This section controls the select logic for the external floppy controller chip along with the control of the external floppy speed control logic.

1.3.5 Memory Data Interface

This section controls the transfer of data to and from the external eight bit buffer memory to and from the sixteen bit host computer. It is in this block that the 8 bit to 16 bit packing and unpacking is accomplished.

1.3.6 Microcomputer Interface and Decode

This blocks interfaces the microcomputer on the controller to the read write registers in which the host interfaces and also allows the microcomputer to initialize the OMTI 5098 Interface chip.

1.4 CONTROLLER BLOCK DIAGRAM

Figure 2 illustrates a complete controller block diagram using the OMTI 5098 "AT" Compatible Interface Chip along with an OMTI 5055 Kombo controller chip and an OMTI 5070 or OMTI 5027 Encode / Decode / VCO chip.




Figure 2. Controller Block Diagram

SECTION 2
INTERFACING

2.1 PIN DESCRIPTIONS

Symbol	Type	Pin #	Name and Function
AEN	I	2	ADDRESS ENABLE (HOST): This signal is asserted during a DMA cycle. It is used to disable the decoding of the HOST I/O ADDRESS BUS during DMA cycles.
$\bar{\text{IOWR}}$	I	3	I/O WRITE (HOST): This input signal is asserted to write data from an I/O address (A9 - A0, AEN is de-asserted).
$\bar{\text{IORD}}$	I	4	I/O READ (HOST): This input signal is asserted to read data from an I/O address (A9 - A0, AEN is de-asserted).
D_(7:0)	I/O	5-11 13	DATA BUS (HOST): These bi-directional, tri-state signals are used to transfer data between the HOST and the 5098 internal/external registers. During WORD data transfers, these signals are the least significant byte of the data word.
ALE	I	14	ADDRESS LATCH ENABLE (HOST): This input signal is asserted to indicate that the HOST I/O ADDRESS is valid on the falling edge.
$\bar{\text{DS}}_0$	O	15	DRIVE SELECT ZERO: This open drain output is asserted when a '0' is written to BIT 4 of WRITE REGISTER 1F6(176). If the 5098 is in the NON-SELECT MODE, this output is only asserted during reads to REGISTER 1F7(177) or the controller is BUSY.
IO_CH_RDY <i>CHRDY</i>	O	16	I/O CHANNEL READY (HOST): This open drain, 24 MA. output signal is de-asserted to lengthen an I/O data cycle. This signal is only active during WORD MODE data transfers at I/O ADDRESS 1F0(170).

Symbol	Type	Pin #	Name and Function
<i>-IO_CS_16</i>	O	18	I/O CHIP SELECT 16 BIT (HOST): This open drain, 24 ma. output signal is asserted to indicate that the present HOST data transfer is a 16-bit, 1 wait-state I/O cycle. It is derived from the 5098 DATA REGISTER 1F0(170) decode.
<i>-DS_1</i>	O	19	DRIVE SELECT ZERO: This open drain output is asserted when a '1' is written to BIT 4 of WRITE REGISTER 1F6(176). If the 5098 is in the NON-SELECT MODE, this output is only asserted during reads to REGISTER 1F7(177) or the controller is BUSY.
<i>RESET_IN</i> <i>RESET</i>	I	20	RESET IN (HOST): This input signal is asserted to indicate that a power-up or low voltage condition exist.
<i>-RESET_OUT</i> <i>RSTO</i>	O	21	RESET OUT: This output is an inverted copy of the RESET_IN signal or is asserted for a minimum of 1 microsecond indicating that the 5098 has an internal power-on reset.
<i>-RESET_SOFT</i> <i>SRST</i>	O	23	SOFT RESET: This output signal is asserted as long as BIT 2 of WRITE REGISTER 3F6(376) is asserted.
<i>-READY</i> <i>ZDY</i>	I	24	READY: This input signal is available on BIT 6 of READ REGISTER 1F7(177).
<i>-INDEX</i> <i>INDX</i>	I	25	INDEX: This input signal is available on BIT 1 of READ REGISTER 1F7(177).
<i>DMA_INTRQ</i> <i>DIBR</i>	I	26	DMA INTERRUPT REQUEST: When enabled, this level sensitive input causes the 5098 to become BUSY. The polarity of this signal is programmable and should be connected to the DMA INTERRUPT signal of the DMA controller.
<i>DECODE_A</i> <i>DA</i>	I	27	ADDRESS DECODE A (HOST): This internally pulled-up signal specifies the 5098 HOST I/O address range. If no connection is made to this signal the 5098 HOST REGISTER A range is 1F0 - 1F7 (HEX). If this signal is grounded, the 5098 HOST REGISTER A range is 170 - 177 (HEX).

Symbol	Type	Pin #	Name and Function
DECODE_B <i>DB</i>	I	28	ADDRESS DECODE B (HOST): This internally pulled-up signal specifies the 5098 HOST I/O address range. If no connection is made to this signal the 5098 HOST REGISTER B range is 3F0 - 3F7 (HEX). If this signal is grounded, the 5098 HOST REGISTER B range is 370 - 377 (HEX).
CONFIG	I	29	PROCESSOR CONFIGURATION (CONTROLLER): This internally pulled-up signal specifies the controller processor strobe inputs. If no connection is made to this signal, the 5098 is configured for a Z8-type processor. In this case, ALE_AS = AS, IORD_DS = DS, IOWR_RW = RW and IO_MEM_DM = DM. If this signal is grounded, the 5098 is configured for an 8051-type processor. In this case, ALE_AS = ALE, IORD_DS = IORD, IOWR_RW = IOWR and IO_MEM_DM = IO_MEM.
DMA_ACK <i>DMAACK</i>	I	30	DMA ACKNOWLEDGE: This input signal, initiated by the DMA controller, indicates that a DMA transfer is taking place.
DMA_REQ <i>DMAREQ</i>	I	31	DMA REQUEST: In conjunction with DMA_ACK, this output signal is asserted by the 5098 on the trailing edge of an IORD or IOWR to HOST ADDRESS 1F0(170) during data transfers.
-INENA	I	33	INPUT ENABLE: This input signal is asserted by the DMA controller to enable the 5098 to drive the MEMORY Data bus.
-OUTCLK <i>CLK</i>	I	34	OUT CLOCK: This input signal is asserted by the DMA controller to save data into the 5098 from the MEMORY Data bus.
MEM_D(7:0)	I/O	35-42	MEMORY DATA: These bi-directional signals are used to transfer data between the HOST and the Controller DMA Buffer Memory.

Symbol	Type	Pin #	Name and Function
AD_(7:0)	I/O	44-51	ADDRESS/DATA BUS (CONTROLLER): These bi-directional, tri-state signals are used to transfer address and data between the 5098 and the controller processor. The processors ADDRESS is latched on the falling edge (8051-mode) or the rising edge (Z8-mode) of the ALE_AS signal. the processors DATA is either read from or written to the 5098 (if selected) on the processors IORD_DS/IOWR_RW data strobes.
ALE_AS	I	52	ADDRESS LATCH ENABLE/ADDRESS STROBE: This input signal is asserted to latch the controller microcomputers address into the 5098. In 8051 mode, this input is active high. In Z8 mode, this input is active low.
IOWR_RW <i>wr</i>	I	53	I/O WRITE (8051) READ/WRITE (Z8): This input signal is asserted in 8051 mode, to gate data from the controller to the 5098 (if selected). If the Z8-mode is selected, this input signal is low to indicate a write function and high to indicate a read function.
IORD_DS <i>rd</i>	I	55	I/O READ (8051) DATA STROBE (Z8): This input signal is asserted to gate data from the 5098 (if selected) to the ADDRESS/DATA BUS of controller processor (8051-mode). If the Z8-mode is selected, this input signal is used to gate data from (READ) or to (WRITE) the 5098 (if selected).
IO_MEM_DM	I	56	I/O MEMORY (8051) DM (Z8): This input signal is used for as a chip select for the 5098. In 8051 mode, this input is active high. In Z8 mode, this input is active low.
COMMAND <i>CMF</i>	O	57	COMMAND: This output signal is asserted to indicate that a command has been written into WRITE REGISTER 1F7(177) It is de-asserted by writing the INTERNAL CONTROL REGISTER bit 2 with a '1' or a RESET.

Symbol	Type	Pin #	Name and Function
<i>WG</i> -WRT_GATE	I	58	WRITE GATE: This input signal is available on BIT 6 of READ REGISTER 3F7(377).
-DCHG	I	59	DISK CHANGED: This internally pulled-up signal is available on BIT 7 of READ REGISTER 3F7(377). If this signal is not used, BIT 7 of READ REGISTER 3F7(377) can be TRI-STATEd by writing a '1' to BIT 4 of the INTERNAL CONTROL REGISTER (F8).
<i>R1</i> RATE_1	O	60	FLOPPY DATA RATE 1: This output signal along with RATE_0 determine the flexible disk data rate.
<i>R0</i> RATE_0	O	61	FLOPPY DATA RATE 0: This output signal along with RATE_1 determine the flexible disk data rate.
<i>FDR</i> -FDD_REG	O	62	FLOPPY DATA REGISTER: This output signal is asserted during an IOWR to HOST ADDRESS 3F2(372).
<i>FDC</i> -CS_FDC	O	63	FLOPPY CONTROLLER SELECT: This output signal is asserted during an IOWR or IORD to HOST ADDRESS 3F4-3F5(374-375).
INTRQ	O	65	INTERRUPT REQUEST: This TRI-STATE output signal indicates that the 5098 needs attention. It is enabled or disabled by writing a '0' or '1' respectively to BIT 1 of WRITE REGISTER 3F6(376). It is asserted by writing a '1' to BIT 0 of the INTERNAL CONTROL REGISTER (F8) and is de-asserted by writing a '0' to BIT 0 of the INTERNAL CONTROL REGISTER (F8), reading SYSTEM REGISTER 1F7 (177) or writing SYSTEM REGISTER 1F7 (177).
D_(15:8)	I/O	66-73	DATA BUS (HOST): These bi-directional, tri-state signals are used to transfer the most significant byte of HOST data to or from the 5098 DATA REGISTER.
A_(9:0)	I	75-84	I/O ADDRESS BUS (HOST): These input signals constitute the 10 BIT 5098 HOST I/O ADDRESS BUS and are internally decoded for the selection of internal and external 5098 registers.

VSS

GROUND: Pins 1,17,43,74

VDD

POWER: Pins 22,64

2.2 PIN ASSIGNMENT




Figure 3. Pin Assignment

SECTION 3

INTERFACE REGISTERS

3.1 HOST INTERFACE REGISTERS

The OMTI 5098 contains 10 registers by which the HOST can communicate with the controller. Decoding for an optional FLOPPY SELECT / CONTROL REGISTER and a FDC 765 FLOPPY DISK CONTROLLER is also available.

3.2 HOST REGISTER ASSIGNMENT

The following is a list of primary and (secondary) address along with there read or write function.

I/O ADDRESS			
PRIMARY	SECONDARY	READ REGISTER	WRITE REGISTER
1F0	(170)	DATA (16 BIT)	DATA (16 BIT)
1F1	(171)	ERROR	WRITE PRECOMP
1F2	(172)	SECTOR COUNT	SECTOR COUNT
1F3	(173)	SECTOR NUMBER	SECTOR NUMBER
1F4	(174)	CYLINDER (LSB)	CYLINDER (LSB)
1F5	(175)	CYLINDER (MSB)	CYLINDER (MSB)
1F6	(176)	SIZE/DRIVE/HEAD	SIZE/DRIVE/HEAD
1F7	(177)	STATUS	COMMAND
3F2	(372)		FLOPPY SELECT/CONTROL
3F4	(374)	FDC MAIN STATUS	
3F5	(375)	FDC DATA	FDC DATA
3F6	(376)	SECONDARY STATUS	CONTROL
3F7	(377)	HEAD/SELECT STATUS	FLOPPY RATE SELECT

TABLE 1 HOST REGISTER ASSIGNMENT

3.3 HOST READ REGISTER DESCRIPTION

3.3.1 DATA REGISTER 1F0 (170)

This register contains the data in 16 bit mode for all data transferred from the controller to the host.

3.3.2 ERROR REGISTER 1F1 (171)

This register contains the ERROR STATUS of the last command executed by the controller. It can only be accessed while the controller is in the NOT BUSY state. This register is not affected by RESET. The bit definitions are:

BIT 7 - BAD BLOCK FOUND.

This indicates that the specified track has previously been formatted with the BAD TRACK flag set in the ID field. It is not possible to access data on this track and the command will be terminated.

BIT 6 - ECC ERROR.

This indicates that a NON-ZERO syndrome was detected in a specified data field. If the data error was corrected by ECC, BIT 2 of the STATUS REGISTER will also be SET and the command will continue if more sectors are specified. If the data error was NOT corrected by ECC, BIT 0 of the STATUS REGISTER will be SET and the command terminated.

BIT 5 - NOT USED.

Set to zero.

BIT 4 - ID NOT FOUND.

This indicates that the controller was able to locate the correct cylinder and head numbers but was unable to locate the correct sector number. An ID CRC error can also generate this error condition.

BIT 3 - NOT USED.

Set to zero.

BIT 2 - ABORTED COMMAND.

The current command issued by the HOST has been aborted due to an undefined COMMAND OPCODE, or a WRITE FAULT/NOT READY condition exist on the selected drive.

BIT 1 - NO CYLINDER ZERO.

This indicates that during a RECALIBRATION command or if retries are enabled no CYLINDER 000 was detected. This error occurs after the controller issues 2048 step pulses towards cylinder 000 and the selected drive does not respond with the TRACK 000 signal.

BIT 0 - NO DATA MARK FOUND.

This indicates that the controller was able to locate the sector but was unable to locate the data mark associated with it.

3.3.3 SECTOR COUNT REGISTER 1F2 (172)

This register contains the number of sectors to be processed and is decremented as each sector is processed. It can only be accessed while the controller is in the NOT BUSY state. This register is set to 1 after a RESET.

3.3.4 SECTOR NUMBER REGISTER 1F3 (173)

This register contains the current sector number being processed by the controller. It can only be accessed while the controller is in the NOT BUSY state. If an error condition exist, this register contains the sector number in error. It is set to 1 after a RESET.

3.3.5 CYLINDER (LSB) REGISTER 1F4 (174)

This register contains the least significant byte of the current cylinder number. It can only be accessed while the controller is in the NOT BUSY state. If an error condition exist, this register contains the least significant byte of the cylinder number in error. This register is set to 0 after a RESET.

3.3.6 CYLINDER (MSB) REGISTER 1F5 (175)

This register contains the most significant byte of the current cylinder number. It can only be accessed while the controller is in the NOT BUSY state. If an error condition exist, this register contains the most significant byte of the cylinder number in error. This register is set to 0 after a RESET.

3.3.7 SIZE/DRIVE/HEAD REGISTER 1F6 (176)

This register contains the controller ERROR CODE/SECTOR SIZE parameters along with the current DRIVE/HEAD select. It can only be accessed while the controller is in the NOT BUSY state. This register is set to 0 after a RESET. The bit definitions are:

BIT 7 - ERROR CODE.

This bit indicates the error code selected. If this bit is set to ONE, the data field will be appended with an ECC field. If set to ZERO, the data field will be appended with a CRC field.

3.3.3 SECTOR COUNT REGISTER 1F2 (172)

This register contains the number of sectors to be processed and is decremented as each sector is processed. It can only be accessed while the controller is in the NOT BUSY state. This register is set to 1 after a RESET.

3.3.4 SECTOR NUMBER REGISTER 1F3 (173)

This register contains the current sector number being processed by the controller. It can only be accessed while the controller is in the NOT BUSY state. If an error condition exist, this register contains the sector number in error. It is set to 1 after a RESET.

3.3.5 CYLINDER (LSB) REGISTER 1F4 (174)

This register contains the least significant byte of the current cylinder number. It can only be accessed while the controller is in the NOT BUSY state. If an error condition exist, this register contains the least significant byte of the cylinder number in error. This register is set to 0 after a RESET.

3.3.6 CYLINDER (MSB) REGISTER 1F5 (175)

This register contains the most significant byte of the current cylinder number. It can only be accessed while the controller is in the NOT BUSY state. If an error condition exist, this register contains the most significant byte of the cylinder number in error. This register is set to 0 after a RESET.

3.3.7 SIZE/DRIVE/HEAD REGISTER 1F6 (176)

This register contains the controller ERROR CODE/SECTOR SIZE parameters along with the current DRIVE/HEAD select. It can only be accessed while the controller is in the NOT BUSY state. This register is set to 0 after a RESET. The bit definitions are:

BIT 7 - ERROR CODE.

This bit indicates the error code selected. If this bit is set to ONE, the data field will be appended with an ECC field. If set to ZERO, the data field will be appended with a CRC field.

BITS 6, 5 - SECTOR SIZE.

These bits indicate the sector size selected. The sector size definitions are:

BIT	6	5	
	0	0	- 256 BYTE SECTOR
	0	1	- 512 BYTE SECTOR
	1	0	- 1024 BYTE SECTOR
	1	1	- 128 BYTE SECTOR

BIT 4 - DRIVE SELECT.

This bit reflects the selected drive. If this bit is set to ZERO, drive 0 is selected. If set to ONE, drive 1 is selected.

BITS 3-0 - HEAD SELECT.

These bits indicate the selected head.

3.3.8 STATUS REGISTER 1F7 (177)

This register contains the CONTROLLER/DRIVE STATUS. Reading this register de-asserts the INTRQ signal. The bit definitions are:

BIT 7 - BUSY.

This bit indicates the state of the controller. If SET, the controller is busy executing the specified command and is NOT in a DATA TRANSFER state. While set, the STATUS REGISTER is gated on the BUS during any READ to the HOST READ/WRITE REGISTERS. Any WRITE to the HOST READ/WRITE REGISTERS while this bit is set will be ignored. If CLEARED, the controller is either in a NOT BUSY or a DATA TRANSFER state. The DRQ bit will be SET if the controller is in the DATA TRANSFER state.

BIT 6 - READY.

This bit is an inverted copy of the -READY signal of the selected drive.

BIT 5 - WRITE FAULT.

This bit is an inverted copy of the -WRITE FAULT signal of the selected drive.

BIT 4 - SEEK COMPLETE.

This bit is an inverted copy of the -SEEK COMPLETE signal of the selected drive.

BIT 3 - DATA REQUEST.

This bit indicates that the controller is in a DATA TRANSFER mode. While this bit is SET, the BUSY bit will be CLEARED and the controller will wait for data to be transferred to or from the HOST.

BIT 2 - CORRECTED.

This bit indicates if a DATA ERROR was corrected. If SET, an ECC error occurred but was corrected. A corrected ECC error will NOT terminate a multiple sector transfer. If CRC is selected, this bit has no meaning and is set to ZERO.

BIT 1 - INDEX.

This bit is an inverted copy of the -INDEX signal of the selected drive.

BIT 0 - ERROR.

This bit indicates if an UNRECOVERABLE ERROR has occurred. If SET, an error condition exist and the STATUS REGISTER must be read to determine the error type.

3.3.9 FDC 765 MAIN STATUS REGISTER (OPTIONAL)

Reading this register selects the FDC 765 MAIN STATUS register (if available). For more information, consult the FDC 765 data sheet.

3.3.10 FDC 765 DATA REGISTER (OPTIONAL)

Reading this register selects the FDC 765 DATA register (if available). For more information, consult the FDC 765 data sheet.

3.3.11 SECONDARY STATUS REGISTER 3F6 (376)

This register contains the CONTROLLER/DRIVE STATUS. It is identical to the STATUS REGISTER at address 1F7(177). See section 4.0.2.7 for bit definitions.

3.3.12 HEAD/SELECT STATUS REGISTER 3F7 (377)

This register contains the HEAD/DRIVE SELECT STATUS. The bit definitions are:

- | | |
|----------------------------|---|
| BIT 7 - DISKETTE CHANGE. | This bit indicates the state of the floppy -DCHG signal. If SET, no diskette, door open or drive NOT READY condition exist. |
| BIT 6 - WRITE GATE. | This bit indicates the state of the winchester -WRITE GATE signal. |
| BIT 5 - HEAD SELECT 3/RWC. | This bit indicates the state of HEAD SELECT 3/RWC. |
| BIT 4 - HEAD SELECT 2. | This bit indicates the state of HEAD SELECT 2. |
| BIT 3 - HEAD SELECT 1. | This bit indicates the state of HEAD SELECT 1. |
| BIT 2 - HEAD SELECT 0. | This bit indicates the state of HEAD SELECT 0. |
| BIT 1 - DRIVE SELECT 1. | This bit indicates the state of DRIVE SELECT 1. If set to ZERO, DRIVE 1 is selected. If set to ONE, DRIVE 1 is de-selected. |
| BIT 0 - DRIVE SELECT 0. | This bit indicates the state of DRIVE SELECT 0. If set to ZERO, DRIVE 0 is selected. If set to ONE, DRIVE 0 is de-selected. |

3.4 HOST WRITE REGISTER DESCRIPTION

3.4.1 WRITE PRECOMP/RWC REGISTER 1F1 (171)

This register determines the cylinder at which WRITE PRECOMPENSATION will be applied. The value written is 1/4 the actual precompensation cylinder. A value of 255 will result in no write precompensation/reduce write current. This register should be written prior to the COMMAND REGISTER being written with a WRITE/FORMAT command. It is set to 32 (128) after a RESET.

3.4.2 SECTOR COUNT REGISTER 1F2 (172)

This register specifies the number of sectors to be processed. A value of 0 indicates 256 sectors. It should be written prior to the COMMAND REGISTER being written. This register is set to 1 after a RESET.

3.4.3 SECTOR NUMBER REGISTER 1F3 (173)

This register specifies the starting sector number. It should be written prior to the COMMAND REGISTER being written. This register is set to 1 after a RESET.

3.4.4 CYLINDER (LSB) REGISTER 1F4 (174)

This register specifies the least significant byte of the starting cylinder number. It should be written prior to the COMMAND REGISTER being written. This register is set to 0 after a RESET.

3.4.5 CYLINDER (MSB) REGISTER 1F5 (175)

This register specifies the most significant byte of the starting cylinder number. It should be written prior to the COMMAND REGISTER being written. This register is set to 0 after a RESET.

3.4.6 SDH REGISTER 1F6 (176)

This register specifies the controller ERROR CODE/SECTOR SIZE parameters along with the DRIVE/HEAD select. This register should be written prior to the COMMAND REGISTER being written. This register is set to 0 after a RESET. The bit definitions are:

BIT 7 - ERROR CODE.

This bit specifies the error code to be selected. If this bit is SET the data field will be appended with an ECC field. If CLEARED, the data field will be appended with a CRC field.

BITS 6, 5 - SECTOR SIZE.

These bits specify the sector size to be selected. The sector size definitions are:

BIT 6	BIT 5	
0	0	- 256 BYTE SECTOR
0	1	- 512 BYTE SECTOR
1	0	- 1024 BYTE SECTOR
1	1	- 128 BYTE SECTOR

BIT 4 - DRIVE SELECT.

This bit selects the drive. If this bit is set to ZERO, drive 0 is selected. If set to ONE, drive 1 is selected.

BITS 3-0 - HEAD SELECT.

These bits select the head.

3.4.7 COMMAND REGISTER 1F7 (177)

This register specifies the command to be executed by the controller. It is set to 0 after a RESET. Writing to this register asserts the -COMMAND signal.

3.4.8 FLOPPY SELECT/CONTROL REGISTER (OPTIONAL)

Writing this register selects the floppy select/control register (if available). This register is external to the OMTI 5098 and is selected by the -FDD_REG signal.

3.4.9 FDC 765 DATA REGISTER (OPTIONAL)

Writing this register selects the FDC 765 DATA register (if available). For more information, consult the FDC 765 data sheet.

3.5 CONTROLLER READ/WRITE REGISTERS

The OMTI 5098 contains 8 registers by which the microcomputer can communicate with the host.

3.6 MICROCOMPUTER REGISTER ASSIGNMENT

The following is a list of address along with there read or write function.

ADDRESS	READ	WRITE
20F0		HEAD SELECT
20F1	WRITE PRECOMP	ERROR
20F2	SECTOR COUNT	SECTOR COUNT
20F3	SECTOR NUMBER	SECTOR NUMBER
20F4	CYLINDER (LSB)	CYLINDER (LSB)
20F5	CYLINDER (MSB)	CYLINDER (MSB)
20F6	SIZE/DRIVE/HEAD	SIZE/DRIVE/HEAD
20F7	COMMAND	STATUS
20F8		EXTERNAL CONTROL
20F9		DRIVE CONTROL

TABLE 2 MICROCOMPUTER REGISTER ASSIGNMENT

3.7 MICROCOMPUTER READ REGISTER DESCRIPTION

3.7.1 WRITE PRECOMP REGISTER 20F1

This register contains the cylinder at which WRITE PRECOMPENSATION will be applied. The value read must be multiplied by 4. A value of 255 will result in no write precompensation/reduce write current. It is read by the controller processor only after a command has been written into the COMMAND REGISTER (HOST).

3.7.2 SECTOR COUNT REGISTER 20F2

This register contains the number of sectors to be processed. It is read by the controller processor only after a command has been written into the COMMAND REGISTER (HOST).

3.7.3 SECTOR NUMBER REGISTER 20F3

This register contains the starting sector number to be processed. It is read by the controller processor only after a command has been written into the COMMAND REGISTER (HOST).

3.7.4 CYLINDER (LSB) REGISTER 20F4

This register contains the starting (least significant byte) cylinder number to be processed. It is read by the controller processor only after a command has been written into the COMMAND REGISTER (HOST).

3.7.5 CYLINDER (MSB) REGISTER 20F5

This register contains the starting (most significant byte) cylinder number to be processed. It is read by the controller processor only after a command has been written into the COMMAND REGISTER (HOST).

3.7.6 SIZE/DRIVE/HEAD REGISTER 20F6

This register contains the controller ERROR CODE/SECTOR SIZE parameters along with the current DRIVE/HEAD select. It is read by the controller processor only after a command has been written into the COMMAND REGISTER (HOST). The bit definitions are:

BIT 7 - ERROR CODE.

This bit specifies the error code to be used. If this bit is set to ONE, the data field will be appended with an ECC field. If set to ZERO, the data field will be appended with a CRC field.

BITS 6, 5 - SECTOR SIZE.

These bits specify the sector size to be used. The sector size definitions are:

BIT	6	5	
	0	0	- 256 BYTE SECTOR
	0	1	- 512 BYTE SECTOR
	1	0	- 1024 BYTE SECTOR
	1	1	- 128 BYTE SECTOR

BIT 4 - DRIVE SELECT.

This bit specifies the drive to be selected. If this bit is set to ZERO, drive 0 is selected. If set to ONE, drive 1 is selected.

BITS 3-0 - HEAD SELECT. These bits specify the head to be selected.

3.7.7 COMMAND REGISTER 20F7

This register contains the command to be executed by the controller. It is read only after the -COMMAND signal has been asserted.

3.8 MICROCOMPUTER WRITE REGISTER DESCRIPTION

3.8.1 HEAD SELECT REGISTER 20F0

3.8.3 SECTOR COUNT REGISTER 20F2

This register is written with the number of sectors processed. It is read by the host only after a command has been executed by the controller.

3.8.4 SECTOR NUMBER REGISTER 20F3

This register is written with the sector number that has an error by the controller. It is read by the host only after a command has been executed by the controller.

3.8.5 CYLINDER (LSB) REGISTER 20F4

This register is written with the cylinder LSB number that has an error by the controller. It is read by the host only after a command has been executed by the controller.

3.8.6 CYLINDER (MSB) REGISTER 20F5

This register is written with the cylinder MSB number that has an error by the controller. It is read by the host only after a command has been executed by the controller.

3.8.7 SIZE/DRIVE/HEAD REGISTER 20F6

This register is written with the size/drive/head number that has an error by the controller. It is read by the host only after a command has been executed by the controller.

3.8.9 STATUS REGISTER 20F7

This register is written with the status by the controller. It is read by the host only after a command has been executed by the controller.

3.8.10 EXTERNAL CONTROL REGISTER 20F8

This register is written by the controller and has bit significantants for the control of the internal operations of the 5098. The bit definitions are:

- BIT 7 - DMA_BUSY. This bit controls if DMA_INTRQ will clear BUSY status. If this bit is set, the DMA_INTRQ will set the BUSY status.
- BIT 6 - SELECT. This bit controls if the \overline{DS}_0 and \overline{DS}_1 output will be enabled. If this bit is set, the outputs will be disabled.
- BIT 5 - DIS_LATCH. This bit controls if the disk latches should be disabled. If this bit is set, the clocks will be disabled.
- BIT 4 - DIS_DCHG. This bit controls if the disk changed status bit should drive the bus. If this bit is set, the 5098 will not drive the high order bit of the status bus.
- BIT 3 - DIS_WORD. This bit controls if the 16 bit data transfer is enabled. If this bit is set, all data transfers will be in 8 bit mode.
- BITS 2 - 0 0 = Not used.

3.8.11 DRIVE CONTROL REGISTER 20F9

This register is written by the controller and has bit significantants for the control of the internal operations of the 5098. The bit definitions are:

- BIT 7 - POLARITY. This bit specifies the polarity of the DMA_INTRQ input. If this bit is SET the input is inverted.
- BITS 6 - DIS_BUSY. This bit controls the hardware enable of the BUSY status. If this bit is set, BUSY status is disabled.
- BIT 5 - NOT_RDY_1. This bit controls the READY override for drive select 1. If this bit is set, the \overline{READY} input is ignored.

BIT 4 - $\overline{\text{WF}}_1$.	This bit controls the WRITE FAULT status for drive select 1. If this bit is set, the WRT_FALUT status will not be set.
BIT 3 - $\overline{\text{SC}}_1$.	This bit controls the SEEK_COMPLETE status for drive select 1. If this bit is set, the SEEK_COMPLETE status will not be set.
BIT 2 - NOT_RDY_0.	This bit controls the READY override for drive select 0. If this bit is set, the $\overline{\text{READY}}$ input is ignored.
BIT 1 - $\overline{\text{WF}}_0$.	This bit controls the WRITE FAULT status for drive select 0. If this bit is set, the WRT_FALUT status will not be set.
BIT 0 - $\overline{\text{SC}}_0$.	This bit controls the SEEK_COMPLETE status for drive select 0. If this bit is set, the SEEK_COMPLETE status will not be set.

SECTION 4

D. C. CHARACTERISTICS

4.1 Absolute Maximum Ratings:

- * Voltages on all pins with respect to GND range from -0.3 V to +7.0 V.
- * Ambient operating temperature is 0 degrees C. to +70 degrees C.
- * Storage temperature ranges from -65 degrees C. to +150 degrees C.

Note that stresses greater than those indicated may cause permanent damage. Operation of the chip at conditions above those shown is not implied. Exposure to absolute maximum rating conditions for extended periods may affect the chip's reliability.

4.2 Standard Test Conditions:


The characteristics shown below apply for the following test conditions, unless otherwise noted. Voltages are referenced to GND. Positive current flows into the reference pin. Standard conditions are as follows:

- * $+4.75 \text{ V} < V_{CC} < +5.25 \text{ V}$
- * $GND = 0 \text{ V}$
- * $0 \text{ degrees C.} < T_A < +70 \text{ degrees C.}$


4.3 D.C. Characteristics:

Parameter	Min	Max	Unit	Condition	Notes
Input High Voltage	2	VCC	V		
Input Low Voltage	-0.3	0.8	V		
Output High Voltage	2.4	VCC	V		
Output Low Voltage		0.4	V		
Output Low Current	4.0		mA		
Output High Current	-4.0		mA		
Output Low Current	12.0		mA		D _(15:0)
Output High Current	-12.0		mA		D _(15:0)
Output Low Current	24.0		mA		$\overline{DS}_{0\&1}$
					IO _{CH} RDY
					\overline{IO}_{CS}_{16}
Input Leakage	-30	10	uA		
Output Leakage		10	uA		
VCC Supply Current		50	mA		


Enqueued: 5/19/1987 7:44 am (pst)
 Printed: 5/19/1987 7:45 am (pst)
 Magnification: 0.617879 (auto-scaled)



Enqueued: 5/19/1987 7:44 am (pst)
 Printed: 5/19/1987 7:47 am (pst)
 Magnification: 0.617079 (auto-scaled)





Enqueued: 6/19/1987 7:44 am (pst)
 Printed: 6/19/1987 7:49 am (pst)
 Magnification: 8.617879 (auto-scaled)



Job: V88.2858.JEFFC.\$AT_DRIVE.SHEETS


Enqueued: 5/19/1987 7:44 am (pst)
 Printed: 5/19/1987 7:51 am (pst)
 Magnification: 8.617879 (auto-scaled)





20516B TIMING SPECIFICATION

HOST DMA WRITE DATA TRANSFER (WORD MODE)




	DESCRIPTION	MIN	TYP	MAX
t1	~IOWR DE-ASSERTED → DMA_REQ ASSERTED			60 nS
t2	DMA_ACK ASSERTED → DMA_REQ ASSERTED			25 nS
t3	DMA_ACK DE-ASSERTED → DMA_REQ DE-ASSERTED			43 nS
t4	~INENA ASSERTED → DATA VALID			48 nS
t5	MEM DATA HOLD	10		nS
t6	DMA_ACK ASSERTED → DRQ ASSERTED			16 nS
t7	DMA_ACK DE-ASSERTED → DRQ DE-ASSERTED			16 nS
t8	ADDRESS VALID → ~IO_CS_16 ASSERTED			62 nS
t9	~IOWR DE-ASSERTED → ~IO_CS_16 DE-ASSERTED	18		56 nS
t10	~IOWR ASSERTED → IO_CH_RDY DE-ASSERTED			59 nS
t11	DRQ ASSERTED → IO_CH_RDY ASSERTED			28 nS

** This timing diagram illustrates the SMS SCSI Mode of DMA Handshake, where these signals perform opposite of their nomenclature. [ie: DMA_ACK signal acts as the HOST REQUEST function, & the DMA_REQ signal acts as the HOST ACKNOWLEDGE function.]
See the SMS 5055 B (KOMBO) Technical Reference Manual for information on SCSI Mode of DMA.

* This signal is the DRQ STATUS BIT = BIT 3 of ~~BMIO~~ REGISTER 1F7 (177).

20516B (5098B) TIMING SPECIFICATION HOST DMA READ DATA TRANSFER (WORD MODE)




DESCRIPTION	MIN	TYP	MAX	DESCRIPTION	MIN	TYP	MAX
t1 MEM DATA SETUP	40		ns	t7 DMA ACK ASSERTED → DRQ ASSERTED			20 ns
t2 MEM DATA HOLD	12		ns	t8 DMA ACK DEASSERTED → DRQ DEASSERTED			20 ns
t3 ~OUTCLK ASSERTED → DMA ACK ASSERTED	25		ns	t9 ADDRESS VALID → ~IO_CS_16 ASSERTED			75 ns
t4 DMA ACK ASSERTED → DMA REQ ASSERTED		25	ns	t10 ~IORD DEASSERTED → ~IO_CS_16 DEASSERTED	18		70 ns
t5 DMA ACK DEASSERTED → DMA REQ DEASSERTED		25	ns	t11 ~IORD ASSERTED → IO_CH_RDY DEASSERTED			65 ns
t6 ~IORD DEASSERTED → DRQ BIT CLEARED		20	ns	t12 DRQ ASSERTED → IO_CH_RDY ASSERTED			40 ns
				t13 ~OUTCLK DEASSERTED → DATA (MSB) VALID			40 ns

** This timing diagram illustrates the SMS SCSI Mode of DMA Handshake, where these signals perform opposite of their nomenclature. [ie: DMA ACK signal acts as the HOST REQUEST function, & the DMA_REQ signal acts as the HOST ACKNOWLEDGE function.]
See the SMS 5055 B (KOMBO) Technical Reference Manual for information on SCSI Mode of DMA.

* This signal is the DRQ STATUS BIT = BIT 3 of READ REGISTER 1F7 (177).

HOST DMA WRITE DATA TRANSFER (BYTE MODE)




	DESCRIPTION	MIN	TYP	MAX
t1	-IOWR DE-ASSERTED → DMA_REQ ASSERTED			60 nS
t2	DMA_ACK DE-ASSERTED → DMA_REQ DE-ASSERTED			43 nS
t3	-INENA ASSERTED → DATA VALID			48 nS
t4	MEM DATA HOLD	10		nS
t5	DMA_ACK ASSERTED → DRQ ASSERTED			16 nS
t6	DMA_ACK DE-ASSERTED → DRQ DE-ASSERTED			16 nS

** This timing diagram illustrates the SMS SCSI Mode of DMA Handshake, where these signals perform opposite of their nomenclature. [ie: DMA_ACK signal acts as the HOST REQUEST function, & the DMA_REQ signal acts as the HOST ACKNOWLEDGE function.]
See the SMS 5055 B (KOMBO) Technical Reference Manual for information on SCSI Mode of DMA.

* This signal is the DRQ STATUS BIT = BIT 3 of READ REGISTER 1F7 (177).

20516B (SMS 5098B) TIMING SPECIFICATION
 HOST DMA READ DATA TRANSFER (BYTE MODE)




	DESCRIPTION	MIN	TYP	MAX
t1	MEM DATA SETUP	40		nS
t2	MEM DATA HOLD	12		nS
t3	~OUTCLK ASSERTED --> DMA_ACK ASSERTED	25		nS
t4	~IORD DE-ASSERTED --> DMA_REQ ASSERTED		58	nS
t5	DMA_ACK DE-ASSERTED --> DRQ DE-ASSERTED		16	nS
t6	DMA_ACK ASSERTED --> DRQ ASSERTED		13	nS
t7	DMA_ACK DE-ASSERTED --> DMA_REQ DE-ASSERTED		30	nS
t8	~OUTCLK DE-ASSERTED --> DATA VALID		40	nS

** This timing diagram illustrates the SMS SCSI Mode of DMA Handshake, where these signals perform opposite of their nomenclature. [ie: DMA_ACK signal acts as the HOST REQUEST function, & the DMA_REQ signal acts as the HOST ACKNOWLEDGE function.]
 See the SMS 5055 B (KOMBO) Technical Reference Manual for information on SCSI Mode of DMA.

* This signal is the DRQ STATUS BIT = BIT 3 of READ REGISTER 1F7 (177).


[2 March 1988]

20516B (SMS 5098B) TIMING SPECIFICATION



	DESCRIPTION	MIN	TYP	MAX
t1	ADDRESS SETUP	20		nS
t2	ADDRESS HOLD	0		nS
t3	DATA VALID			75 nS
t4	DATA HOLD	12		50 nS

	DESCRIPTION	MIN	TYP	MAX
t5	ADDRESS SETUP	20		nS
t6	ADDRESS HOLD	25		nS
t7	DATA SETUP	30		nS
t8	DATA HOLD	25		nS



	DESCRIPTION	MIN	TYP	MAX
t1	ADDRESS SETUP	20		nS
t2	ADDRESS HOLD	0		nS
t3	~DS_1,0 ASSERTED			75 nS
t4	~DS_1,0 DE-ASSERTED			60 nS
t5	DATA VALID			90 nS
t6	DATA HOLD	12		50 nS

HOST WRITE TIMING