

Table 2-1.  
Glossary of Symbols

Symbol	Definition
EA	Effective operand address; the address from which the operand will be obtained. This is determined only after all selection of sectors, indexing, and indirect addressing required have been performed.
n	Specified number of shifts to be performed.
N	Two's complement of the number of shifts to be performed.
ADB	Address Bus
INB	Input Bus
OTB	Output Bus
PMI	Previous Mode Indicator - associated with Extended Addressing Model 516-05, 06
DP Mode	Double Precision Mode associated with Model 516-11
A	A-Register (16-bits)
P	Program Counter (16-bits) -
B	B-Register (16-bits)
E	E-Register (16-bits)
X	Index Register (16-bits)
M	M-Register (16 bits)
C	C-bit (1 bit)
→	Replaces
↔	Is exchanged with
↯	Is discarded
∧	Logical AND
∨	Logical OR
⊕	Exclusive OR
+	Algebraic Addition
( )	Contents of a hardware register (e. g., (A) = contents of A-Register)
[ ]	Contents of core location specified by (e. g. [EA] = contents of core location specified by EA)
T	Tag Bit (bit 2 of instruction word)
MR	Memory Reference Instruction
G	Generic Instruction
SH	Shift Instruction
IO	Input-Output Instruction

Table 2-2.  
DDP-516 Instruction Repertoire

Mnemonic	Type	Op Code	Definition	Description	No. of Cycles	Time (μsec)
Load and Store						
CRA	G	140040	Clear A	$0 \rightarrow (A)$	1	0.96
IAB	G	000201	Interchange A and B	$(A) \leftrightarrow (B)$	1	0.96
IMA	MR	13	Interchange Memory and A	$(A) \leftrightarrow [EA]$	3	2.88
INK	G	000043	Input Keys	$(C) \rightarrow (A)_1$ (DP Mode) $\rightarrow (A)_2$ (PMI) $\rightarrow (A)_3$ $0 \rightarrow (A)_{4-11}$ Shift Count $\rightarrow (A)_{12-16}$	1	0.96
LDA	MR	02	Load A	$[EA] \rightarrow (A)$	2	1.92
LDX	MR	15	Load X	$[EA] \rightarrow (X)$	3	2.88
		T = 1		$[EA] \rightarrow [00000]$		
NOTE						
This instruction cannot be indexed. However, if indirect addressing is called for, the indirect address can be indexed in the usual manner.						
OTK	G	171020	Output Keys	$(A)_1 \rightarrow (C)$ $(A)_2 \rightarrow (\text{DP Mode})$ $(A)_3 \rightarrow (\text{PMI})$ $(A)_{12-16} \rightarrow \text{Shift Count}$	2	1.92
STA	MR	04	Store A	$(A) \rightarrow [EA]$	2	1.92
STX	MR	15	Store X	$(X) \rightarrow [EA]$	2	1.92
		T = 0				
NOTE						
This instruction cannot be indexed. However, if indirect addressing is called for, the indirect address can be indexed in the usual manner.						
Arithmetic						
ACA	G	141216	Add C to A	$(A) + (C) \rightarrow (A)$ Overflow status $\rightarrow (C)$	1	0.96
ADD	MR	06	Add	$(A) + [EA] \rightarrow (A)$ Overflow status $\rightarrow (C)$	2	1.92
AOA	G	141206	Add One to A	$(A) + 1 \rightarrow (A)$ Overflow status $\rightarrow (C)$	1	0.96

Table 2-2. (Cont)  
DDP-516 Instruction Repertoire



Mnemonic	Type	Op Code	Definition	Description	No. of Cycles	Time (μsec)															
SUB	MR	07	Subtract	$(A) - [EA] \rightarrow (A)$ Overflow status $\rightarrow C$	2	1.92															
TCA	G	141407	Two's Complement A	$-(A) \rightarrow (A)$	1.5	1.44															
Logical																					
ANA	MR	03	AND to A	$(A) \wedge [EA] \rightarrow (A)$  EXAMPLE: <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td>(A)</td><td>0</td><td>1</td><td>0</td><td>1</td></tr><tr><td>[EA]</td><td>0</td><td>0</td><td>1</td><td>1</td></tr><tr><td>RESULT IN A</td><td>0</td><td>0</td><td>0</td><td>1</td></tr></table>	(A)	0	1	0	1	[EA]	0	0	1	1	RESULT IN A	0	0	0	1	2	1.92
(A)	0	1	0	1																	
[EA]	0	0	1	1																	
RESULT IN A	0	0	0	1																	
CSA	G	140320	Copy Sign and Set Sign Plus	$(A)_1 \rightarrow (C)$ $0 \rightarrow (A)_1$	1	0.96															
CHS	G	140024	Complement A Sign	$\overline{(A)}_1 \rightarrow (A)_1$	1	0.96															
CMA	G	140401	Complement A	$\overline{(A)} \rightarrow (A)$	1	0.96															
ERA	MR	05	Exclusive OR to A	$(A) \vee [EA] \rightarrow (A)$  EXAMPLE: <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td>(A)</td><td>0</td><td>0</td><td>1</td><td>1</td></tr><tr><td>[EA]</td><td>0</td><td>1</td><td>0</td><td>1</td></tr><tr><td>RESULT IN A</td><td>0</td><td>1</td><td>1</td><td>0</td></tr></table>	(A)	0	0	1	1	[EA]	0	1	0	1	RESULT IN A	0	1	1	0	2	1.92
(A)	0	0	1	1																	
[EA]	0	1	0	1																	
RESULT IN A	0	1	1	0																	
SSM	G	140500	Set Sign Minus	$1 \rightarrow (A)_1$	1	0.96															
SSP	G	140100	Set Sign Plus	$0 \rightarrow (A)_1$	1	0.96															
Shift																					
ALR	SH	0416N	Logical Left Rotate	 The A register is shifted left, end-around (n) positions. A <sub>1</sub> is shifted out to A <sub>16</sub> and the C bit. The C bit takes the state of the last bit shifted into A <sub>16</sub> .	$1 + n/2$	$0.96 + 0.48n$															
ALS	SH	0415N	Arithmetic Left Shift	 Overflow status $\rightarrow (C)$  The A register is shifted left (n) positions. If shifting causes a change in the sign of A at any time during the instruction, the C bit is set. If the sign is not changed, the C bit is reset. After 16 or more shifts, the A register contains ZERO.	$1 + n/2$	$0.96 + 0.48n$															

Table 2-2. (Cont)  
DDP-516 Instruction Repertoire




Mnemonic	Type	Op Code	Definition	Description	No. of Cycles	Time (μsec)
ARR	SH	0406N	Logical Right Rotate	 <p>The A register is shifted right, end around (n) positions. Bits shifted out of A<sub>16</sub> enter A<sub>1</sub> and the C bit. The C bit takes the state of the last bit shifted into A<sub>1</sub>.</p>	1 + n/2	0.96 + 0.48n
ARS	SH	0405N	Arithmetic Right Shift	 <p>The A register is shifted right (n) positions. The sign bit (A<sub>1</sub>) does not change; it is shifted into vacated positions of the register. Bits shifted out of A<sub>16</sub> enter the C bit. The C bit takes the state of the last bit shifted out of the register. If 15 or more shifts are specified, all stages of the A register will be the same as the sign bit.</p>	1 + n/2	0.96 + 0.48n
LLR	SH	0412N	Long Left Rotate	 <p>The A and B registers are treated as a single 32-bit register and shifted left, end around, (n) positions. Bits shifted out of B<sub>1</sub> enter A<sub>16</sub>; bits shifted out of A<sub>1</sub> enter B<sub>16</sub> and the C bit. Bits shifted out of C bit are discarded. The C bit takes the state of the last bit shifted into B<sub>16</sub>.</p>	1 + n/2	0.96 + 0.48n

Table 2-2. (Cont)  
DDP-516 Instruction Repertoire




Mnemonic	Type	Op Code	Definition	Description	No. of Cycles	Time (μsec)
LLS	SH	0411N	Long Arithmetic Left Shift	 <p>Overflow Status → (C)</p> <p>The A and B registers are treated as a single 31-bit register (B<sub>1</sub> is not changed) and shifted left n positions. ZEROs are shifted into vacated positions through B<sub>16</sub>. Bits shifted out of B<sub>2</sub> enter A<sub>16</sub>. If at any time during the instruction the sign of the A register (A<sub>1</sub>) is changed, the C bit is set. If at the end of the instruction the sign has not been changed, the C bit is reset. If 31 or more shifts are specified, the A and B registers contain ZERO (except for B<sub>1</sub>, which is unchanged).</p>	1 + n/2	0.96 + 0.48n
LGL	SH	0414N	Logical Left Shift	 <p>The A register is shifted left (n) positions. ZEROs fill in vacated bit positions. A<sub>1</sub> is shifted to the C bit. Bits shifted out of C are discarded. After 16 or more shifts, the A register contains ZERO. The C bit takes the state of the last bit shifted out of the register.</p>	1 + n/2	0.96 + 0.48n
LGR	SH	0404N	Logical Right Shift	 <p>The A register is shifted right (n) positions. ZEROs fill in vacated bit positions. A<sub>16</sub> is shifted to the C bit. Bits shifted out of C are discarded. After 16 or more shifts, the A register contains ZERO. The C bit takes the state of the last bit shifted out of the register.</p>	1 + n/2	0.96 + 0.48n

Table 2-2. (Cont)  
DDP-516 Instruction Repertoire



Mnemonic	Type	Op Code	Definition	Description	No. of Cycles	Time (μsec)
LLL	SH	0410N	Long Left Logical Shift	 <p>The A and B registers are treated as a single 32-bit register (A being the most significant) and shifted left n positions. Zeros are shifted into vacated positions of B. Bits are shifted from B<sub>1</sub> to A<sub>16</sub>. Each bit shifted out of A<sub>1</sub> enters the C bit. Bits shifted out of the C bit are discarded. If 32 or more shifts are specified, the A and B registers will contain ZERO. The C bit takes the state of the last bit shifted out of the register.</p>	1 + n/2	0.96 + 0.48n
LRL	SH	0400N	Long Right Logical Shift	 <p>The A and B registers are treated as a single 32-bit register (A being the most significant) and shifted right n positions. Bits shifted out of A<sub>1</sub> enter B<sub>1</sub>. Bits shifted out of B<sub>16</sub> enter the C bit. Bits shifted out of C bit are discarded. ZEROS are shifted into vacated positions through A<sub>1</sub>. The C bit takes the state of the last bit shifted out of the register. If 32 or more shifts are specified, the A and B registers will contain ZERO.</p>	1 + n/2	0.96 + 0.48n

Table 2-2. (Cont)  
DDP-516 Instruction Repertoire



Mnemonic	Type	Op Code	Definition	Description	No. of Cycles	Time (μsec)
LRR	SH	0402N	Long Right Rotate	 <p>The A and B registers are treated as a single 32-bit register (A being the most significant) and shifted right, end-around (n) positions. Bits shifted out of A<sub>16</sub> enter B<sub>1</sub>. Bits shifted out of B<sub>16</sub> enter A<sub>1</sub> and the C bit. Bits shifted out of C are discarded. The C bit takes the state of the last bit shifted into A<sub>1</sub>.</p>	1 + n/2	0.96 + 0.48n
LRS	SH	0401N	Long Arithmetic Right Shift	 <p>The A and B registers are treated as a single 31-bit register (B<sub>1</sub> is not changed) and shifted right (n) positions. The sign bit, in A<sub>1</sub>, is not changed; it is propagated into vacated positions of the register. Bits shifted out of A<sub>16</sub> enter B<sub>2</sub>. Bits shifted out of B<sub>16</sub> enter the C bit. (Bits shifted out of the C bit are discarded.) After 30 or more shifts, both registers are filled with the sign of the A register, except for B<sub>1</sub> which is unchanged. The C bit takes the state of the last bit shifted out of the register.</p>	1 + n/2	0.96 + 0.48n

Table 2-2. (Cont)  
DDP-516 Instruction Repertoire

Mnemonic	Type	Op Code	Definition	Description	No. of Cycles	Time (μsec)
Input-Output				For I/O Discussion see Section III		
INA	IO	54 For INA Codes see Appendix	Input to A	<p>INA</p> <pre> graph TD     Start[INA] --&gt; ADB1["(M)7-16 -&gt; (ADB)7-16"]     ADB1 --&gt; DevReady{DEVICE READY?}     DevReady -- NO --&gt; Next[EXECUTE NEXT INSTRUCTION]     DevReady -- YES --&gt; Bit7{"(M)7-1 = 1?"}     Bit7 -- NO --&gt; VInb["(A)V(INB) -&gt; (A)"]     Bit7 -- YES --&gt; Out["0 -&gt; (A) (INB) -&gt; (A)"]     VInb --&gt; Rrl["GENERATE RRL ACKNOWLEDGE STROBE"]     Out --&gt; Rrl     Rrl --&gt; Skip[SKIP NEXT INSTRUCTION]     </pre>	2	1.92
OCP	IO	14 For OCP codes see Appendix	Output Control Pulse	<p>OCP</p> <pre> graph TD     Start["(M)7-16 -&gt; (ADB)7-16"] --&gt; Action[GENERATE OCP CONTROL PULSE]     </pre>	2	1.92
OTA	IO	74 For OTA codes see Appendix	Output from A	<p>OTA</p> <pre> graph TD     Start["(M)7-16 -&gt; (ADB)7-16"] --&gt; DevReady{DEVICE READY?}     DevReady -- NO --&gt; Next[EXECUTE NEXT INSTRUCTION]     DevReady -- YES --&gt; Out["(A) -&gt; (OTB)"]     Out --&gt; Rrl["GENERATE RRL OUTPUT AND ACKNOWLEDGE STROBE"]     Rrl --&gt; Skip[SKIP NEXT INSTRUCTION]     </pre>	2	1.92



Table 2-2. (Cont)  
DDP-516 Instruction Repertoire

Mnemonic	Type	Op Code	Definition	Description	No. of Cycles	Time ( $\mu$ sec)
SMK	IO	74 For SMK codes see Appendix	Set Mask (Special OTA)	(A) $\rightarrow$ (OTB) Generate SMK pulse to transfer output bus to external device mask flip-flops. This instruction does not skip.	2	1.92
SKS	IO	34 For SKS codes see Appendix	Skip if Ready Line Set	(M) <sub>7-16</sub> $\rightarrow$ (ADB) <sub>7-16</sub> <pre>graph TD     A["(M)7-16 -&gt; (ADB)7-16"] --&gt; B{READY?}     B -- NO --&gt; C[EXECUTE NEXT INSTRUCTION]     B -- YES --&gt; D[SKIP NEXT INSTRUCTION]</pre>	2	1.92
Control						
CAS	MR	11	Compare	Algebraically compare (A) and [EA] If (A) > [EA], execute next instruction If (A) = [EA], skip next instruction If (A) < [EA], skip two instructions	3	2.88
ENB	G	000401	Enable Program Interrupt	Set machine status to permit interrupt. The permit interrupt status will not take effect until the instruction immediately following ENB is completed. (PI indicator lights.)	1	0.96
HLT	G	000000	Halt	Sets machine to halt mode. No further instructions or interrupts will be serviced until the console START button is pressed, at which time normal execution resumes.		
INH	G	001001	Inhibit Program Interrupt	Resets "permit interrupt status" to prohibit standard or priority interrupts. (PI indicator is extinguished.)	1	0.96

Table 2-2. (Cont)  
DDP-516 Instruction Repertoire

Mnemonic	Type	Op Code	Definition	Description	No. of Cycles	Time ( $\mu$ sec)
IRS	MR	12	Increment, re- place and Skip	$[EA] + 1 \rightarrow [EA]$ If $[EA] + 1 = 0$ , skip next instruction	3	2.88
JMP	MR	01	Unconditional Jump	$EA \rightarrow (P)$ Next instruction to be exe- cuted is at location EA.	1	0.96
JST	MR	10	Jump and Store Location	$(P_{3-16}) \rightarrow [EA_{3-16}]$ $[EA_{1,2}]$ not changed $EA_{3-16} + 1 \rightarrow (P_{3-16})$	3	2.88
NOP	G	101000	No Operation	Performs no operation. Computer proceeds to next instruction.	1	0.96
RCB	G	140200	Reset C Bit	$0 \rightarrow (C)$	1	0.96
SCB	G	140600	Set C Bit	$1 \rightarrow (C)$	1	0.96
SKP	G	100000	Unconditional Skip	Skip next instruction	1	0.96
SLN	G	101100	Skip if $(A_{16})$ One	If $(A_{16}) = 1$ : skip next instruction	1	0.96
SLZ	G	100100	Skip if $(A_{16})$ Zero	If $(A_{16}) = 0$ : skip next instruction	1	0.96
SMI	G	101400	Skip if A Minus	If $(A_1) = 1$ : skip next instruction	1	0.96
SNZ	G	101040	Skip if A Not Zero	If $(A) \neq 0$ : skip next instruction	1	0.96
SPL	G	100400	Skip if A Plus	If $(A_1) = 0$ : skip next instruction	1	0.96
SR1	G	100020	Skip if Sense Switch 1 is Reset	If Sense Switch 1 is OFF: skip next instruction	1	0.96
SR2	G	100010	Skip if Sense Switch 2 is Reset	If Sense Switch 2 is OFF: skip next instruction	1	0.96
SR3	G	100004	Skip if Sense Switch 3 is Reset	If Sense Switch 3 is OFF: skip next instruction	1	0.96

Table 2-2. (Cont)  
DDP-516 Instruction Repertoire

Mnemonic	Type	Op Code	Definition	Description	No. of Cycles	Time (μsec)
SR4	G	100002	Skip if Sense Switch 4 is Reset	If Sense Switch 4 is OFF: skip next instruction	1	0.96
SRC	G	100001	Skip if C Reset	If (C) = 0: skip next instruction	1	0.96
SS1	G	101020	Skip if Sense Switch 1 is Set	If Sense Switch 1 is ON: skip next instruction	1	0.96
SS2	G	101010	Skip if Sense Switch 2 is Set	If Sense Switch 2 is ON: skip next instruction	1	0.96
SS3	G	101004	Skip if Sense Switch 3 is Set	If Sense Switch 3 is ON: skip next instruction	1	0.96
SS4	G	101002	Skip if Sense Switch 4 is Set	If Sense Switch 4 is ON: skip next instruction	1	0.96
SSC	G	101001	Skip if C Set	If (C) = 1: skip next instruction If Sense Switch 4 is ON: execute next instruction	1	0.96
SSR	G	100036	Skip if No Sense Switch Set	If no Sense Switches are ON: skip next instruction	1	0.96
SSS	G	101036	Skip if Any Sense Switch Set	If any Sense Switch is ON: skip next instruction	1	0.96
SZE	G	100040	Skip if A Zero	If (A) = 0: skip next instruction	1	0.96
Half-Word						
CAL	G	141050	Clear A, Left Half	0 → (A <sub>1-8</sub> ) (A <sub>9-16</sub> ) are unchanged	1	0.96
CAR	G	141044	Clear A, Right Half	0 → (A <sub>9-16</sub> ) (A <sub>1-8</sub> ) are unchanged	1	0.96
ICA	G	141340	Interchange Characters in A	(A <sub>1-8</sub> ) ↔ (A <sub>9-16</sub> ) A <sub>1</sub> is interchanged with A <sub>9</sub> , A <sub>2</sub> with A <sub>10</sub> , etc.	1	0.96

Table 2-2. (Cont)  
DDP-516 Instruction Repertoire

Mnemonic	Type	Op Code	Definition	Description	No. of Cycles	Time (μsec)
ICL	G	141140	Interchange and Clear Left Half of A	$(A_{1-8}) \rightarrow (A_{9-16})$ $0 \rightarrow (A_{1-8})$ Bits 9-16 of A are replaced with bits 1-8; bits 1-8 are cleared.	1	0.96
ICR	G	141240	Interchange and Clear Right Half of A	$(A_{9-16}) \rightarrow (A_{1-8})$ $0 \rightarrow (A_{9-16})$ Bits 1-8 of A are replaced with bits 9-16; bits 9-16 are cleared.	1	0.96